{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T00:22:55Z","timestamp":1715214175428},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"the Special Fund for Research on National Major Research Instruments of China","award":["62027815"],"award-info":[{"award-number":["62027815"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1007\/s10836-024-06105-x","type":"journal-article","created":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T04:29:26Z","timestamp":1709353766000},"page":"45-60","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A High-Performance Quadruple-Node-Upset-Tolerant Latch Design and an Algorithm for Tolerance Verification of Hardened Latches"],"prefix":"10.1007","volume":"40","author":[{"given":"Hui","family":"Xu","sequence":"first","affiliation":[]},{"given":"Xuewei","family":"Qin","sequence":"additional","affiliation":[]},{"given":"Ruijun","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Chaoming","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Shuo","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,2]]},"reference":[{"issue":"3","key":"6105_CR1","doi-asserted-by":"publisher","first-page":"1836","DOI":"10.1109\/TNS.2013.2260357","volume":"60","author":"J Black","year":"2013","unstructured":"Black J, Dodd P, Warren K (2013) Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction. IEEE Trans. Nucl. Sci 60(3):1836\u20131851. https:\/\/doi.org\/10.1109\/TNS.2013.2260357","journal-title":"IEEE Trans. Nucl. Sci"},{"issue":"4","key":"6105_CR2","doi-asserted-by":"publisher","first-page":"1540","DOI":"10.1109\/TNS.2015.2449073","volume":"62","author":"D Black","year":"2015","unstructured":"Black D, Robinson W, Wilcox I, Limbrick D, Black J (2015) Modeling of Single Event Transients With Dual Double-Exponential Current Sources: Implications for Logic Cell Characterization. IEEE Trans Nucl Sci 62(4):1540\u20131549. https:\/\/doi.org\/10.1109\/TNS.2015.2449073","journal-title":"IEEE Trans Nucl Sci"},{"key":"6105_CR3","doi-asserted-by":"publisher","first-page":"817","DOI":"10.1109\/JEDS.2019.2907299","volume":"7","author":"M Ebara","year":"2019","unstructured":"Ebara M, Yamada K, Kojima K, Furuta J, Kobayashi K (2019) Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI. IEEE J Electron Devices Soc 7:817\u2013824. https:\/\/doi.org\/10.1109\/JEDS.2019.2907299","journal-title":"IEEE J Electron Devices Soc"},{"key":"6105_CR4","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1016\/j.microrel.2016.11.006","volume":"68","author":"N Eftaxiopoulos","year":"2017","unstructured":"Eftaxiopoulos N, Axelos N, Pekmestzi K (2017) DIRT latch: A novel low cost double node upset tolerant latch. Microelectron Reliab 68:57\u201368. https:\/\/doi.org\/10.1016\/j.microrel.2016.11.006","journal-title":"Microelectron Reliab"},{"key":"6105_CR5","doi-asserted-by":"publisher","first-page":"31836","DOI":"10.1109\/ACCESS.2022.3160448","volume":"10","author":"S Hatefinasab","year":"2022","unstructured":"Hatefinasab S, Ohata A, Salinas A, Castillo E, Rodriguez N (2022) Highly Reliable Quadruple-Node Upset-Tolerant D-Latch. IEEE Access 10:31836\u201331850. https:\/\/doi.org\/10.1109\/ACCESS.2022.3160448","journal-title":"IEEE Access"},{"key":"6105_CR6","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1007\/s10836-015-5533-5","volume":"31","author":"Z Huang","year":"2015","unstructured":"Huang Z, Liang H, Hellebrand S (2015) A high performance SEU tolerant latch. J J Electron Test 31:349\u2013359. https:\/\/doi.org\/10.1007\/s10836-015-5533-5","journal-title":"J J Electron Test"},{"issue":"10","key":"6105_CR7","doi-asserted-by":"publisher","first-page":"2196","DOI":"10.1109\/TNS.2019.2939380","volume":"66","author":"C Kumar","year":"2019","unstructured":"Kumar C, Anand B (2019) A Highly Reliable and Energy-Efficient Triple-Node-Upset-Tolerant Latch Design. IEEE Trans. Nucl. Sci 66(10):2196\u20132206. https:\/\/doi.org\/10.1109\/TNS.2019.2939380","journal-title":"IEEE Trans. Nucl. Sci"},{"key":"6105_CR8","doi-asserted-by":"publisher","unstructured":"Kumar S and Mukherjee A (2021) A Self-Healing, High Performance and Low-Cost Radiation Hardened Latch Design. 2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Athens, Greece, pp 1\u20136. https:\/\/doi.org\/10.1109\/DFT52944.2021.9568359","DOI":"10.1109\/DFT52944.2021.9568359"},{"issue":"5","key":"6105_CR9","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1007\/s10836-015-5551-3","volume":"31","author":"Y Li","year":"2015","unstructured":"Li Y, Wang H, Yao S, Yan X, Gao Z, Xu J (2015) Double node upsets hardened latch circuits. J Electron Test 31(5):537\u2013548. https:\/\/doi.org\/10.1007\/s10836-015-5551-3","journal-title":"J Electron Test"},{"issue":"4","key":"6105_CR10","doi-asserted-by":"publisher","first-page":"1030","DOI":"10.1109\/TVLSI.2019.2962080","volume":"28","author":"D Lin","year":"2020","unstructured":"Lin D, Wen C (2020) DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction. IEEE Trans Very Large Scale Integr VLSI Syst 28(4):1030\u20131042. https:\/\/doi.org\/10.1109\/TVLSI.2019.2962080","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"6105_CR11","doi-asserted-by":"publisher","unstructured":"Mitra S, Zhang M, Seifert N, Mak T, Kim K (2007) Built-In Soft Error Resilience for Robust System Design. 2007 IEEE International Conference on Integrated Circuit Design and Technology, Austin, TX, USA, pp1\u20136. https:\/\/doi.org\/10.1109\/ICICDT.2007.4299587","DOI":"10.1109\/ICICDT.2007.4299587"},{"issue":"7","key":"6105_CR12","doi-asserted-by":"publisher","first-page":"1445","DOI":"10.1109\/TCSI.2011.2177135","volume":"59","author":"H Nan","year":"2012","unstructured":"Nan H, Choi K (2012) High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology. IEEE Trans Circuits Syst I Regul Pap 59(7):1445\u20131457. https:\/\/doi.org\/10.1109\/TCSI.2011.2177135","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"6","key":"6105_CR13","doi-asserted-by":"publisher","first-page":"1114","DOI":"10.1109\/TCSII.2019.2926498","volume":"67","author":"T Saki","year":"2019","unstructured":"Saki T, Masao Y, Shi Y (2019) Transition Detector-Based Radiation-Hardened Latch for Both Single- and Multiple-Node Upsets. IEEE Trans Circuits Syst II 67(6):1114\u20131118. https:\/\/doi.org\/10.1109\/TCSII.2019.2926498","journal-title":"IEEE Trans Circuits Syst II"},{"issue":"3","key":"6105_CR14","doi-asserted-by":"publisher","first-page":"616","DOI":"10.1109\/TETC.2017.2776285","volume":"8","author":"A Watkins","year":"2020","unstructured":"Watkins A, Tragoudas S (2020) Radiation Hardened Latch Designs for Double and Triple Node Upsets. IEEE Trans Emerg Top Comput 8(3):616\u2013626. https:\/\/doi.org\/10.1109\/TETC.2017.2776285","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"6105_CR15","doi-asserted-by":"publisher","first-page":"113622","DOI":"10.1109\/ACCESS.2021.3104335","volume":"9","author":"H Xu","year":"2021","unstructured":"Xu H, Sun C, Zhou L, Liang H, Huang Z (2021) Design of a Highly Robust Triple-Node-Upset Self-Recoverable Latch. IEEE Access 9:113622\u2013113630. https:\/\/doi.org\/10.1109\/ACCESS.2021.3104335","journal-title":"IEEE Access"},{"key":"6105_CR16","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1016\/j.microrel.2016.06.004","volume":"63","author":"A Yan","year":"2016","unstructured":"Yan A, Liang H, Huang Z, Jiang C, Ouyang Y, Li X (2016) An SEU resilient, SET filterable and cost effective latch in presence of PVT variations. J Microelectron Reliab 63:239\u2013250. https:\/\/doi.org\/10.1016\/j.microrel.2016.06.004","journal-title":"J Microelectron Reliab"},{"issue":"6","key":"6105_CR17","doi-asserted-by":"publisher","first-page":"1978","DOI":"10.1109\/TVLSI.2017.2655079","volume":"25","author":"A Yan","year":"2017","unstructured":"Yan A, Huang Z, Yi M, Xu X, Ouyang Y, Liang H (2017) Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology. IEEE Trans Very Large Scale Integr VLSI Syst 25(6):1978\u20131982. https:\/\/doi.org\/10.1109\/TVLSI.2017.2655079","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"2","key":"6105_CR18","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/TAES.2019.2925448","volume":"56","author":"A Yan","year":"2020","unstructured":"Yan A, Feng X, Hu Y, Lai C, Cui J, Chen Z, Miyase K, Wen X (2020) Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments. IEEE Trans Aerosp Electron Syst 56(2):1163\u20131171. https:\/\/doi.org\/10.1109\/TAES.2019.2925448","journal-title":"IEEE Trans Aerosp Electron Syst"},{"issue":"1","key":"6105_CR19","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/TETC.2018.2871861","volume":"9","author":"A Yan","year":"2021","unstructured":"Yan A, Lai C, Zhang Y, Cui J, Huang Z, Song J, Guo J, Wen X (2021) Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS. IEEE Trans Emerg Top Comput 9(1):520\u2013533. https:\/\/doi.org\/10.1109\/TETC.2018.2871861","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"1","key":"6105_CR20","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/TETC.2020.3025584","volume":"10","author":"A Yan","year":"2022","unstructured":"Yan A, Xu Z, Feng X, Cui J, Chen Z, Ni Z, Ni T, Huang Z, Girard P, Wen X (2022) Novel Quadruple-Node-Upset-Tolerant Latch Designs With Optimized Overhead for Reliable Computing in Harsh Radiation Environments. IEEE Trans Emerg Top Comput 10(1):404\u2013413. https:\/\/doi.org\/10.1109\/TETC.2020.3025584","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"6","key":"6105_CR21","doi-asserted-by":"publisher","first-page":"2069","DOI":"10.1109\/10.1109\/TCAD.2022.3213212","volume":"42","author":"A Yan","year":"2023","unstructured":"Yan A, Li Z, Cui J, Huang Z, Ni T, Girard P, Wen X (2023) LDAVPM: A Latch Design and Algorithm-Based Verification Protected Against Multiple-Node-Upsets in Harsh Radiation Environments. IEEE T COMPUT AID D 42(6):2069\u20132073. https:\/\/doi.org\/10.1109\/10.1109\/TCAD.2022.3213212","journal-title":"IEEE T COMPUT AID D"},{"key":"6105_CR22","doi-asserted-by":"publisher","unstructured":"Yan A, Ding L, Shan C, Cai H, Chen X, Wei Z, Huang Z, Wen X (2021) TPDICE and Sim Based 4-Node-Upset Completely Hardened Latch Design for Highly Robust Computing in Harsh Radiation. 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, pp 1\u20135. https:\/\/doi.org\/10.1109\/ISCAS51556.2021","DOI":"10.1109\/ISCAS51556.2021"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06105-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06105-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06105-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T06:15:21Z","timestamp":1715148921000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06105-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,2]]}},"alternative-id":["6105"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06105-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]},"assertion":[{"value":"5 September 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 January 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 March 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interests"}}]}}