{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:42:53Z","timestamp":1775068973534,"version":"3.50.1"},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,3,21]],"date-time":"2024-03-21T00:00:00Z","timestamp":1710979200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,3,21]],"date-time":"2024-03-21T00:00:00Z","timestamp":1710979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"name":"National Resilience and Recovery Plan (PNRR) through the National Center for HPC, Big Data and Quantum Computing."},{"DOI":"10.13039\/100013000","name":"Politecnico di Torino","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100013000","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,4]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Ensuring the reliability of GPUs and their internal components is paramount, especially in safety-critical domains like autonomous machines and self-driving cars. These cutting-edge applications heavily rely on GPUs to implement complex algorithms due to their implicit programming flexibility and parallelism, which is crucial for efficient operation. However, as integration technologies advance, there is a growing concern regarding the potential increase in fault sensitivity of the internal components of current GPU generations. In particular, Special Function Unit (SFU) cores inside GPUs are used in multimedia, High-Performance Computing, and neural network training. Despite their frequent usage and critical role in several domains, reliability evaluations on SFUs and the development of effective mitigation solutions have yet to be studied and remain unexplored. This work evaluates the impact of transient faults in the main hardware structures of SFUs in GPUs. In addition, we analyze the main overhead costs and benefits of developing selective-hardening mechanisms for SFUs. We focus on evaluating and analyzing two SFU architectures for GPUs (<jats:italic>\u2019fused\u2019<\/jats:italic> and <jats:italic>\u2019modular\u2019<\/jats:italic>) and their relations to energy, area, and reliability impact on parallel applications. The experiments resort to fine-grain fault injection campaigns on an RTL GPU model <jats:italic>(FlexGripPlus)<\/jats:italic> instrumented with both SFUs. The results on both SFU architectures indicate that <jats:italic>fused<\/jats:italic> SFUs (in commercial-grade devices) require lower area overhead (about 27%) for their integration in GPUs but are more vulnerable to transient faults (in up to 47% for the analyzed cases) and less power efficient (in up to 36.6%) than <jats:italic>modular<\/jats:italic> SFUs. Moreover, the reliability estimation shows that <jats:italic>Modular<\/jats:italic> SFUs are structurally more resilient than <jats:italic>Fused<\/jats:italic> ones in up to one order of magnitude. Similarly, selective-hardening mechanism based on Triple-Modular Redundancy (TMR) shows that coarse-grain strategies might increase the reliability of the overall SFUs under feasible overhead costs.<\/jats:p>","DOI":"10.1007\/s10836-024-06107-9","type":"journal-article","created":{"date-parts":[[2024,3,21]],"date-time":"2024-03-21T12:02:07Z","timestamp":1711022527000},"page":"215-228","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Investigating and Reducing the Architectural Impact of Transient Faults in Special Function Units for GPUs"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-5624","authenticated-orcid":false,"given":"Josie E.","family":"Rodriguez Condia","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6852-2372","authenticated-orcid":false,"given":"Juan-David","family":"Guerrero-Balaguera","sequence":"additional","affiliation":[]},{"given":"Edwar J.","family":"Pati\u00f1o N\u00fa\u00f1ez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5206-3757","authenticated-orcid":false,"given":"Robert","family":"Limas","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2899-7669","authenticated-orcid":false,"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,21]]},"reference":[{"issue":"3","key":"6107_CR1","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1007\/s11265-009-0370-3","volume":"58","author":"D Bariamis","year":"2010","unstructured":"Bariamis D, Maroulis D, Iakovidis DK (2010) Adaptable, fast, area-efficient architecture for logarithm approximation with arbitrary accuracy on fpga. J Signal Process Syst 58(3):301\u2013310","journal-title":"J Signal Process Syst"},{"issue":"7","key":"6107_CR2","doi-asserted-by":"publisher","first-page":"1560","DOI":"10.1109\/TNS.2020.2977583","volume":"67","author":"PM Basso","year":"2020","unstructured":"Basso PM, Santos FFd, Rech P (2020) Impact of tensor cores and mixed precision on the reliability of matrix multiplication in gpus. IEEE Trans Nucl Sci 67(7):1560\u20131565","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"6107_CR3","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1109\/MCSE.2009.204","volume":"11","author":"A Bayoumi","year":"2009","unstructured":"Bayoumi A, Chu M, Hanafy Y et al (2009) Scientific and engineering computing using ati stream technology. Comput Sci Eng 11(6):92\u201397","journal-title":"Comput Sci Eng"},{"issue":"5","key":"6107_CR4","doi-asserted-by":"publisher","first-page":"702","DOI":"10.1109\/TC.2018.2882537","volume":"68","author":"R Bellal","year":"2019","unstructured":"Bellal R, lamini ES, Belbachir H, et al (2019) Improved affine arithmetic-based precision analysis for polynomial function evaluation. IEEE Trans Comput 68(5):702\u2013712","journal-title":"IEEE Trans Comput"},{"key":"6107_CR5","unstructured":"Chang Y, Wei J, Zhao G et\u00a0al (2013) A novel architecture of special arithmetic function unit for area-efficient programmable vertex shader"},{"key":"6107_CR6","doi-asserted-by":"crossref","unstructured":"Chatzidimitriou A, Kaliorakis M, Gizopoulos D et\u00a0al (2017) Rt level vs. microarchitecture-level reliability assessment: Case study on arm(r) cortex(r)-a9 cpu. In: Proceeding of the 47th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W), p 117\u2013120","DOI":"10.1109\/DSN-W.2017.16"},{"key":"6107_CR7","doi-asserted-by":"crossref","unstructured":"Chatzidimitriou A, Gizopoulos D (2016) Anatomy of microarchitecture-level reliability assessment: Throughput and accuracy. In: Proceeding of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), p 69\u201378","DOI":"10.1109\/ISPASS.2016.7482075"},{"key":"6107_CR8","doi-asserted-by":"crossref","unstructured":"Che S, Boyer M, Meng J et\u00a0al (2009) Rodinia: A benchmark suite for heterogeneous computing. In: Proceeding of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p 44\u201354","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"6107_CR9","doi-asserted-by":"crossref","unstructured":"Condia JER, Azambuja JR, Sonza\u00a0Reorda M et\u00a0al (2020) Analyzing the sensitivity of gpu pipeline registers to single events upsets. In: Proceeding of the 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), p 380\u2013385","DOI":"10.1109\/ISVLSI49217.2020.00076"},{"issue":"113","key":"6107_CR10","first-page":"660","volume":"109","author":"JER Condia","year":"2020","unstructured":"Condia JER, Du B, Sonza Reorda M et al (2020) Flexgripplus: An improved gpgpu model to support reliability analysis. Microelectron Reliab 109(113):660","journal-title":"Microelectron Reliab"},{"key":"6107_CR11","doi-asserted-by":"crossref","unstructured":"Condia JER, Guerrero-Balaguera J, Moreno-Manrique C et\u00a0al (2020) Design and verification of an open-source sfu model for gpgpus. In: Proceeding of the 17th Biennial Baltic Electronics Conference (BEC 2020), p 1\u20136","DOI":"10.1109\/BEC49624.2020.9276748"},{"key":"6107_CR12","unstructured":"Condia JER, Guerrero-Balaguera JD, Pati\u00f1o\u00a0N\u00fa\u00f1ez EJ et\u00a0al (2023) Evaluating the prevalence of sfus in the reliability of gpus. In: Proceeding of the 2023 IEEE European Test Symposium (ETS), p 1\u20136"},{"key":"6107_CR13","unstructured":"Condia JER, Guerrero-Balaguera JD, Pati\u00f1o\u00a0N\u00fa\u00f1ez EJ et\u00a0al (2023) Analyzing the architectural impact of transient fault effects in sfus of gpus. In: Proceeding of the 2023 IEEE 24th Latin American Test Symposium (LATS), p 1\u20136"},{"key":"6107_CR14","doi-asserted-by":"crossref","unstructured":"Condia JER, Faggiano R, Sonza\u00a0Reorda M (2022) Microarchitectural reliability evaluation of a block scheduling controller in gpus. In: Proceeding of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), p 26\u201331","DOI":"10.1109\/ISVLSI54635.2022.00018"},{"issue":"2","key":"6107_CR15","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/TDMR.2022.3166260","volume":"22","author":"JER Condia","year":"2022","unstructured":"Condia JER, Rech P, Santos FFD et al (2022) An effective method to identify microarchitectural vulnerabilities in gpus. IEEE Trans Device Mater Reliab 22(2):129\u2013141","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"6107_CR16","doi-asserted-by":"crossref","unstructured":"Condia JER, Santos FFd, Sonza\u00a0Reorda M et\u00a0al (2021) Combining architectural simulation and software fault injection for a fast and accurate cnns reliability evaluation on gpus. In: Proceeding of the IEEE 39th VLSI Test Symposium (VTS), p 1\u20137","DOI":"10.1109\/VTS50974.2021.9441044"},{"key":"6107_CR17","doi-asserted-by":"crossref","unstructured":"Condia JER, Sonza\u00a0Reorda M (2023) Evaluating the impact of transition delay faults in gpus. In: Proceeding of the 36th International Conference on VLSI Design and 22nd International Conference on Embedded Systems (VLSID), p 353\u2013358","DOI":"10.1109\/VLSID57277.2023.00077"},{"issue":"9","key":"6107_CR18","doi-asserted-by":"publisher","first-page":"1968","DOI":"10.1109\/TCSI.2008.2010150","volume":"56","author":"D De Caro","year":"2009","unstructured":"De Caro D, Petra N, Strollo AGM (2009) High-performance special function unit for programmable 3-d graphics processors. IEEE Trans Circuits Syst I Regul Pap 56(9):1968\u20131978","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"6107_CR19","doi-asserted-by":"crossref","unstructured":"Du B, Condia JER, Sonza\u00a0Reorda M et\u00a0al (2019) On the evaluation of seu effects in gpgpus. In: Proceeding of the 2019 IEEE Latin American Test Symposium (LATS), p 1\u20136","DOI":"10.1109\/LATW.2019.8704643"},{"issue":"4","key":"6107_CR20","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/TVLSI.2018.2889769","volume":"27","author":"DM Ellaithy","year":"2019","unstructured":"Ellaithy DM, El-Moursy MA, Zaki A et al (2019) Dual-channel multiplier for piecewise-polynomial function evaluation for low-power 3-d graphics. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(4):790\u2013798","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"6107_CR21","doi-asserted-by":"crossref","unstructured":"Gon\u00e7alves M, Saquetti M, Azambuja JR (2018) Evaluating the reliability of a gpu pipeline to seu and the impacts of software-based and hardware-based fault tolerance techniques. Microelectronics Reliability \/ Proc of the 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF 2018) 88-90:931\u2013935","DOI":"10.1016\/j.microrel.2018.07.007"},{"key":"6107_CR22","doi-asserted-by":"crossref","unstructured":"Guerrero-Balaguera JD, Condia JER, Sonza\u00a0Reorda M (2021) On the functional test of special function units in gpus. In: Proceeding of the 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), p 81\u201386","DOI":"10.1109\/DDECS52668.2021.9417025"},{"key":"6107_CR23","doi-asserted-by":"crossref","unstructured":"Guo H, Yang X (2007) A simple reliability block diagram method for safety integrity verification. Reliab Eng Syst Safety 92(9):1267\u20131273. Critical Infrastructures","DOI":"10.1016\/j.ress.2006.08.002"},{"key":"6107_CR24","doi-asserted-by":"crossref","unstructured":"Hamdioui S, Gizopoulos D, Guido G et\u00a0al (2013) Reliability challenges of real-time systems in forthcoming technology nodes. In: Proceeding of the 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), p 129\u2013134","DOI":"10.7873\/DATE.2013.040"},{"key":"6107_CR25","unstructured":"Hennessy JL, Patterson DA (2012) Computer architecture: a quantitative approach - Fifth Edition, 4th. Chapter - Data-Level Parallelism in Vector, SIMD, and GPU Architectures"},{"key":"6107_CR26","doi-asserted-by":"crossref","unstructured":"Hsiao SF, Li SY, Tsao KH (2015) Low-power and high-performance design of opengl es 2.0 graphics processing unit for mobile applications. In: Proceeding of the 2015 IEEE International Conference on Digital Signal Processing (DSP), p 110\u2013114","DOI":"10.1109\/ICDSP.2015.7251840"},{"issue":"1","key":"6107_CR27","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/TC.2016.2574314","volume":"66","author":"SF Hsiao","year":"2017","unstructured":"Hsiao SF, Wen CS, Chen YH et al (2017) Hierarchical multipartite function evaluation. IEEE Trans Comput 66(1):89\u201399","journal-title":"IEEE Trans Comput"},{"key":"6107_CR28","unstructured":"IEEE (2022) The international roadmap for devices and systems: 2022. In: Institute of Electrical and Electronics Engineers (IEEE)"},{"issue":"9","key":"6107_CR29","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TC.1976.1674723","volume":"C-25","author":"Basu Jayashree","year":"1976","unstructured":"Jayashree Basu (1976) On binary multiplication using the quarter square algorithm. IEEE Trans Comput C\u201325(9):957\u2013960","journal-title":"IEEE Trans Comput"},{"key":"6107_CR30","doi-asserted-by":"crossref","unstructured":"Kim YJ, Chung K, Kim LS et\u00a0al (2009) Bank-partition and multi-fetch scheme for floating-point special function units in multi-core systems. In: Proceeding of the IEEE International Symposium on Circuits and Systems (ISCAS), p 1803\u20131806","DOI":"10.1109\/ISCAS.2009.5118127"},{"issue":"9","key":"6107_CR31","doi-asserted-by":"publisher","first-page":"1691","DOI":"10.1109\/TVLSI.2011.2161499","volume":"20","author":"YJ Kim","year":"2012","unstructured":"Kim YJ, Kim HE, Kim SH et al (2012) Homogeneous stream processors with embedded special function units for high-utilization programmable shaders. IEEE Trans Very Large Scale Integr (VLSI) Syst 20(9):1691\u20131704","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"6107_CR32","doi-asserted-by":"crossref","unstructured":"Leveugle R, Calvez A, Maistri P et\u00a0al (2009) Statistical fault injection: Quantified error and confidence. In: Proceeding of the Design, Automation & Test in Europe Conference & Exhibition (DATE), p 502\u2013506","DOI":"10.1109\/DATE.2009.5090716"},{"key":"6107_CR33","doi-asserted-by":"crossref","unstructured":"Limas\u00a0Sierra R, Guerrero-Balaguera JD, Condia JER et\u00a0al (2023) Analyzing the impact of different real number formats on the structural reliability of tcus in gpus. In: Proceeding of the IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC), p 1\u20136","DOI":"10.1109\/VLSI-SoC57769.2023.10321881"},{"key":"6107_CR34","doi-asserted-by":"crossref","unstructured":"Limas\u00a0Sierra R, Guerrero-Balaguera JD, Condia JER et\u00a0al (2024) Exploring hardware fault impacts on different real number representations of the structural resilience of tcus in gpus. Electronics 13(3)","DOI":"10.3390\/electronics13030578"},{"key":"6107_CR35","doi-asserted-by":"crossref","unstructured":"Martins M, Matos JM, Ribas RP et\u00a0al (2015) Open cell library in 15nm freepdk technology. In: Proceeding of the 2015 Symposium on International Symposium on Physical Design (ISPD \u201915), p 171-178","DOI":"10.1145\/2717764.2717783"},{"key":"6107_CR36","doi-asserted-by":"crossref","unstructured":"Mukherjee S, Weaver C, Emer J et\u00a0al (2003) A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceeding of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-36), p 29\u201340","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"6107_CR37","doi-asserted-by":"publisher","first-page":"543","DOI":"10.1007\/978-3-030-22750-0_49","volume-title":"Computational Science - ICCS 2019","author":"D Osudin","year":"2019","unstructured":"Osudin D, Child C, He YH (2019) Rendering non-euclidean space in real-time using spherical and hyperbolic trigonometry. Computational Science - ICCS 2019. Springer International Publishing, Cham, p 543\u2013550"},{"key":"6107_CR38","doi-asserted-by":"crossref","unstructured":"Papadimitriou G, Gizopoulos D (2021) Demystifying the system vulnerability stack: Transient fault effects across the layers. In: Proceeding of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), pp 902\u2013915","DOI":"10.1109\/ISCA52012.2021.00075"},{"issue":"3","key":"6107_CR39","doi-asserted-by":"publisher","first-page":"304","DOI":"10.1109\/TC.2005.52","volume":"54","author":"JA Pineiro","year":"2005","unstructured":"Pineiro JA, Oberman S, Muller JM et al (2005) High-speed function approximation using a minimax quadratic interpolator. IEEE Trans Comput 54(3):304\u2013318","journal-title":"IEEE Trans Comput"},{"key":"6107_CR40","doi-asserted-by":"crossref","unstructured":"Qoutb AEG, El-Gunidy AM, Tolba MF et\u00a0al (2014) High speed special function unit for graphics processing unit. In: Proceeding of the 9th International Design and Test Symposium (IDT), p 24\u201329","DOI":"10.1109\/IDT.2014.7038581"},{"key":"6107_CR41","doi-asserted-by":"crossref","unstructured":"Rech P, Navaux P, Carro L (2013) Neutron sensitivity of integer and floating point operations executed in gpus. In: Proceeding of the 2013 14th Latin American Test Workshop (LATW), p 1\u20136","DOI":"10.1109\/LATW.2013.6562683"},{"key":"6107_CR42","doi-asserted-by":"crossref","unstructured":"Santini T, Rech P, Nazar G et\u00a0al (2014) Reducing embedded software radiation-induced failures through cache memories. In: Proceeding of the 19th IEEE European Test Symposium (ETS), p 1\u20136","DOI":"10.1109\/ETS.2014.6847793"},{"key":"6107_CR43","doi-asserted-by":"crossref","unstructured":"Santos FFd, Condia JER, Carro L et\u00a0al (2021) Revealing gpus vulnerabilities by combining register-transfer and software-level fault injection. In: Proceeding of the 51st Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN), p 292\u2013304","DOI":"10.1109\/DSN48987.2021.00042"},{"key":"6107_CR44","unstructured":"Santos FFd, Navaux P, Carro L et\u00a0al (2019) Impact of reduced precision in the reliability of deep neural networks for object detection. In: Proceeding of the 2019 IEEE European Test Symposium (ETS), p 1\u20136"},{"issue":"8","key":"6107_CR45","doi-asserted-by":"publisher","first-page":"964","DOI":"10.1109\/12.295858","volume":"43","author":"M Schulte","year":"1994","unstructured":"Schulte M, Swartzlander E (1994) Hardware designs for exactly rounded elementary functions. IEEE Trans Comput 43(8):964\u2013973","journal-title":"IEEE Trans Comput"},{"key":"6107_CR46","doi-asserted-by":"crossref","unstructured":"Strojwas AJ, Doong K, Ciplickas D (2019) Yield and reliability challenges at 7nm and below. In: Proceeding of the 2019 Electron Devices Technology and Manufacturing Conference (EDTM), p 179\u2013181","DOI":"10.1109\/EDTM.2019.8731146"},{"key":"6107_CR47","doi-asserted-by":"crossref","unstructured":"Tselonis S, Gizopoulos D (2016) Gufi: A framework for gpus reliability assessment. In: Proceeding of the 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), p 90\u2013100","DOI":"10.1109\/ISPASS.2016.7482077"},{"key":"6107_CR48","doi-asserted-by":"crossref","unstructured":"Vallero A, Tselonis S, Gizopoulos D et\u00a0al (2018) Multi-faceted microarchitecture level reliability characterization for nvidia and amd gpus. In: Proceeding of the IEEE 36th VLSI Test Symposium (VTS), p 1\u20136","DOI":"10.1109\/VTS.2018.8368665"},{"key":"6107_CR49","doi-asserted-by":"crossref","unstructured":"Walther S (1971) A unified algorithm for elementary functions. In: Proceeding of the International Workshop on Managing Requirements Knowledge, p 379-385","DOI":"10.1145\/1478786.1478840"},{"issue":"2","key":"6107_CR50","first-page":"171","volume":"1","author":"H Ziade","year":"2004","unstructured":"Ziade H, Ayoubi RA, Velazco R (2004) A survey on fault injection techniques. Int Arab J Inf Technol 1(2):171\u2013186","journal-title":"Int Arab J Inf Technol"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06107-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06107-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06107-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,20]],"date-time":"2024-06-20T13:12:49Z","timestamp":1718889169000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06107-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,21]]},"references-count":50,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,4]]}},"alternative-id":["6107"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06107-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,21]]},"assertion":[{"value":"30 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 February 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 March 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no relevant financial or non-financial conflict interests. This work was partially sponsored and funded by the National Resilience and Recovery Plan (PNRR) under the Fondazione ICSC Centro Nazionale di Ricerca in High Performance Computing, Big Data e Quantum Computing (National Center for HPC, Big Data and Quantum Computing) - SPOKE 1 FUTURE HPC & BIG DATA.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interests\/Competing Interests"}}]}}