{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T05:28:28Z","timestamp":1744954108992,"version":"3.37.3"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T00:00:00Z","timestamp":1716854400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T00:00:00Z","timestamp":1716854400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1007\/s10836-024-06119-5","type":"journal-article","created":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T02:01:27Z","timestamp":1716861687000},"page":"291-313","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of Combinational Circuit Failure Rate based on Graph Partitioning and Probabilistic Binomial Approach"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-8591-9783","authenticated-orcid":false,"given":"Esther","family":"Goudet","sequence":"first","affiliation":[]},{"given":"Fabio","family":"Sureau","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Breuil","sequence":"additional","affiliation":[]},{"given":"Luis","family":"Pe\u00f1a Trevi\u00f1o","sequence":"additional","affiliation":[]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[]},{"given":"Jean-Marc","family":"Daveau","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,5,28]]},"reference":[{"key":"6119_CR1","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/IEDM.2017.8268472","volume-title":"Proceedings of 2017 IEEE International Electron Devices Meeting (IEDM)","author":"C Auth","year":"2017","unstructured":"Auth C, Aliyarukunju A, Asoro M, Bergstrom D, Bhagwat V, Birdsall J, Bisnik N, Buehler M, Chikarmane V, Ding G, Fu Q, Gomez H, Han W, Hanken D, Haran M, Hattendorf M, Heussner R, Hiramatsu H, Ho B, Jaloviar S, Jin I, Joshi S, Kirby S, Kosaraju S, Kothari H, Leatherman G, Lee K, Leib J, Madhavan A, Marla K, Meyer H, Mule T, Parker C, Parthasarathy S, Pelto C, Pipes L, Post I, Prince M, Rahman A, Rajamani S, Saha A, Santos JD, Sharma M, Sharma V, Shin J, Sinha P, Smith P, Sprinkle M, Amour AS, Staus C, Suri R, Towner D, Tripathi A, Tura A, Ward C, Yeoh A (2017) A 10nm high performance and low-power CMOS technology featuring 3rd generation FINFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects. Proceedings of 2017 IEEE International Electron Devices Meeting (IEDM). pp 29\u2013112914. https:\/\/doi.org\/10.1109\/IEDM.2017.8268472"},{"key":"6119_CR2","unstructured":"Bottoni C, Coeffic B, Daveau J-M, Gasiot G, Naviner LADB, Roche P (2015) A layout-aware approach to fault injection for improving failure mode prediction. Proceedings of Workshop on Silicon Errors in Logic - System Effects (SELSE), Austin, United States.\u00a0https:\/\/www.researchgate.net\/publication\/277140022_A_Layout-Aware_Approach_to_Fault_Injection_for_Improving_Failure_Mode_Prediction"},{"key":"6119_CR3","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1109\/QRS-C.2017.34","volume-title":"Proceedings of 2017 IEEE International Conference on Software Quality, Reliability and Security Companion (QRS-C)","author":"J Cai","year":"2017","unstructured":"Cai J, Chen C (2017) Circuit reliability analysis using signal reliability correlations. Proceedings of 2017 IEEE International Conference on Software Quality, Reliability and Security Companion (QRS-C). pp 171\u2013176. https:\/\/doi.org\/10.1109\/QRS-C.2017.34"},{"key":"6119_CR4","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1007\/s10836-020-05898-x","volume":"36","author":"S Cai","year":"2020","unstructured":"Cai S, He B, Wang W (2020) Soft error reliability evaluation of nanoscale logic circuits in the presence of multiple transient faults. J Electron Test 36:469\u2013483. https:\/\/doi.org\/10.1007\/s10836-020-05898-x","journal-title":"J Electron Test"},{"key":"6119_CR5","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1007\/s10836-022-05996-y","volume":"38","author":"S Cai","year":"2022","unstructured":"Cai S, He B, Wu S (2022) An accurate estimation algorithm for failure probability of logic circuits using correlation separation. J Electron Test 38:165\u2013180. https:\/\/doi.org\/10.1007\/s10836-022-05996-y","journal-title":"J Electron Test"},{"key":"6119_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ISCAS.2018.8350987","volume-title":"Proceedings of 2018 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"C Chen","year":"2018","unstructured":"Chen C, Cai J, Zhan S (2018) A triple-point model for circuit-level reliability analysis. Proceedings of 2018 IEEE International Symposium on Circuits and Systems (ISCAS). pp 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS.2018.8350987"},{"key":"6119_CR7","unstructured":"Coeffic B, Daveau J-M, Gasiot G, Pricco AE, Parini S, Scholastique T, Naviner LAB, Roche P (2016) Radiation hardening improvement of a SerDes under heavy ions up to 60 MeV.cm2\/mg by layout-aware fault injection. Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), Austin, Texas, United States.\u00a0https:\/\/www.researchgate.net\/publication\/299603733_Radiation_Hardening_Improvement_of_a_SerDes_under_Heavy_Ions_up_to_60_MeVcm2mg_by_Layout-Aware_Fault_Injection"},{"key":"6119_CR8","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/NEWCAS.2008.4606383","volume-title":"Proceedings of 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference","author":"MCR de Vasconcelos","year":"2008","unstructured":"de Vasconcelos MCR, Franco DT, Naviner DB, Lirida A, Naviner J-F (2008) Reliability analysis of combinational circuits based on a probabilistic binomial model. Proceedings of 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference. pp 310\u2013313. https:\/\/doi.org\/10.1109\/NEWCAS.2008.4606383"},{"key":"6119_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LATS57337.2022.9936911","volume-title":"Proceedings of 2022 IEEE 23rd Latin American Test Symposium (LATS)","author":"CR Farias","year":"2022","unstructured":"Farias CR, Schvittz RB, Balen TR, Butzen PF (2022) Evaluating soft error reliability of combinational circuits using a Monte Carlo based method. Proceedings of 2022 IEEE 23rd Latin American Test Symposium (LATS). pp 1\u20136. https:\/\/doi.org\/10.1109\/LATS57337.2022.9936911"},{"issue":"9","key":"6119_CR10","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1016\/j.microrel.2010.07.058","volume":"50","author":"JT Flaquer","year":"2010","unstructured":"Flaquer JT, Daveau JM, Naviner L, Roche P (2010) Fast reliability analysis of combinatorial logic circuits using conditional probabilities. Microelectron Reliab 50(9):1215\u20131218. https:\/\/doi.org\/10.1016\/j.microrel.2010.07.058. 21st European Symposium on the Reliability of Electron Devices, Failure Physics and Analysis","journal-title":"Microelectron Reliab"},{"key":"6119_CR11","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/IOLTS.2011.5993818","volume-title":"Proceedings of 2011 IEEE 17th International On-Line Testing Symposium","author":"JT Flaquer","year":"2011","unstructured":"Flaquer JT, Daveau JM, Naviner L, Roche P (2011) An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities. Proceedings of 2011 IEEE 17th International On-Line Testing Symposium. pp 98\u2013103. https:\/\/doi.org\/10.1109\/IOLTS.2011.5993818"},{"key":"6119_CR12","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1109\/MWSCAS.2008.4616787","volume-title":"Proceedings of 2008 51st Midwest Symposium on Circuits and Systems","author":"DT Franco","year":"2008","unstructured":"Franco DT, Vasconcelos MC, Naviner L, Naviner J-F (2008) Reliability of logic circuits under multiple simultaneous faults. Proceedings of 2008 51st Midwest Symposium on Circuits and Systems. pp 265\u2013268. https:\/\/doi.org\/10.1109\/MWSCAS.2008.4616787"},{"key":"6119_CR13","doi-asserted-by":"publisher","first-page":"670","DOI":"10.1109\/ICECS.2008.4674942","volume-title":"Proceedings of 2008 15th IEEE International Conference on Electronics, Circuits and Systems","author":"DT Franco","year":"2008","unstructured":"Franco DT, Correia Vasconcelos M, Naviner L, Naviner J-F (2008) Reliability analysis of logic circuits based on signal probability. Proceedings of 2008 15th IEEE International Conference on Electronics, Circuits and Systems. pp 670\u2013673. https:\/\/doi.org\/10.1109\/ICECS.2008.4674942"},{"key":"6119_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LATS58125.2023.10154491","volume-title":"Proceedings of 2023 IEEE 24th Latin American Test Symposium (LATS)","author":"E Goudet","year":"2023","unstructured":"Goudet E, Trevi\u00f1o LP, Naviner L, Daveau J-M, Roche P (2023) Fast analysis of combinatorial netlists correctness rate based on binomial law and partitioning. Proceedings of 2023 IEEE 24th Latin American Test Symposium (LATS). pp 1\u20136. https:\/\/doi.org\/10.1109\/LATS58125.2023.10154491"},{"key":"6119_CR15","unstructured":"Goudet E, Naviner L, Daveau J-M, Roche P (2023) Fast and accurate estimation of correctness rate in combinatorial circuits based on clustering. Proceedings of the 19th IEEE Workshop on Silicon Errors in Logic\u2013System Effects (SELSE). pp 1\u20136"},{"issue":"4","key":"6119_CR16","doi-asserted-by":"publisher","first-page":"2117","DOI":"10.1137\/18M1176865","volume":"41","author":"J Herrmann","year":"2019","unstructured":"Herrmann J, \u00d6zkaya YM, U\u00e7ar B, Kaya K, \u00dcmit V (2019) \u00c7ataly\u00fcrek: Multilevel algorithms for acyclic partitioning of directed acyclic graphs. SIAM J Sci Comput 41(4):2117\u20132145. https:\/\/doi.org\/10.1137\/18M1176865","journal-title":"SIAM J Sci Comput"},{"key":"6119_CR17","unstructured":"BuDDy C++ library.\u00a0https:\/\/buddy.sourceforge.net\/manual\/main.html.\u00a0Online; Accessed 5 May 2024"},{"key":"6119_CR18","unstructured":"https:\/\/github.com\/steveicarus\/iverilog. Accessed 5 May 2024"},{"key":"6119_CR19","unstructured":"https:\/\/pld.ttu.ee\/~maksim\/benchmarks\/. Accessed 5 May 2024"},{"key":"6119_CR20","unstructured":"https:\/\/www.arteris.com\/blog\/top-35-iso-26262-acronyms-andabbreviations#:~:text=The%20single%20point%20fault%20metric,the%20other%20hardware%20architectural%20metric. Accessed 5 May 2024"},{"key":"6119_CR21","unstructured":"https:\/\/www.boost.org\/doc\/libs\/1_80_0\/libs\/graph\/doc\/index.html. Accessed 5 May 2024"},{"key":"6119_CR22","unstructured":"ISO (2018) Road vehicles - functional safety. https:\/\/www.iso.org. Accessed 5 May 2024"},{"issue":"4","key":"6119_CR23","doi-asserted-by":"publisher","first-page":"927","DOI":"10.1109\/TVLSI.2018.2886027","volume":"27","author":"H Jahanirad","year":"2019","unstructured":"Jahanirad H (2019) CC-SPRA: correlation coefficients approach for signal probability-based reliability analysis. IEEE Trans Very Large Scale Integr VLSI Syst 27(4):927\u2013939. https:\/\/doi.org\/10.1109\/TVLSI.2018.2886027","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"6119_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ICEE50131.2020.9260712","volume-title":"Proceedings of 2020 28th Iranian Conference on Electrical Engineering (ICEE)","author":"H Jahanirad","year":"2020","unstructured":"Jahanirad H, Hosseini M (2020) Reliability estimation of CNTFET-based combinational logic circuits. Proceedings of 2020 28th Iranian Conference on Electrical Engineering (ICEE). pp 1\u20135. https:\/\/doi.org\/10.1109\/ICEE50131.2020.9260712"},{"key":"6119_CR25","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/IRPS48203.2023.10117992","volume-title":"Proceedings of 2023 IEEE International Reliability Physics Symposium (IRPS)","author":"M Jamil","year":"2023","unstructured":"Jamil M, Mukhopadhay S, Ghoneim M, Shailos A, Prasad C, Meric I, Ramey S (2023) Reliability studies on advanced FINFET transistors of the intel 4 CMOS technology. Proceedings of 2023 IEEE International Reliability Physics Symposium (IRPS). pp 1\u20135. https:\/\/doi.org\/10.1109\/IRPS48203.2023.10117992"},{"key":"6119_CR26","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1109\/DATE.2005.47","volume-title":"Proceedings of Design, Automation and Test in Europe (DATE)","author":"S Krishnaswamy","year":"2005","unstructured":"Krishnaswamy S, Viamontes GF, Markov IL, Hayes JP (2005) Accurate reliability evaluation and enhancement via probabilistic transfer matrices. Proceedings of Design, Automation and Test in Europe (DATE). pp 282\u20132871. https:\/\/doi.org\/10.1109\/DATE.2005.47"},{"key":"6119_CR27","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/IRPS48227.2022.9764426","volume-title":"Proceedings of 2022 IEEE International Reliability Physics Symposium (IRPS)","author":"S-E Liu","year":"2022","unstructured":"Liu S-E, Li J, Nayak D, Marathe A, Balamukundhan K, Gosavi V, Prajapati A, Kilic B, Pang M, Mittal A (2022) Reliability qualification challenges of SOCS in advanced CMOS process nodes (invited). Proceedings of 2022 IEEE International Reliability Physics Symposium (IRPS). pp 8\u201311816. https:\/\/doi.org\/10.1109\/IRPS48227.2022.9764426"},{"key":"6119_CR28","unstructured":"Marques EC, Paiva NM, Naviner LAB, Naviner J-F (2010) A new fault generator suitable for reliability analysis of digital circuits. Proceedings of 2010 Argentine School of Micro-Nanoelectronics, Technology and Applications (EAMTA). pp 41\u201345"},{"key":"6119_CR29","doi-asserted-by":"publisher","first-page":"352","DOI":"10.1109\/ICSEng.2011.70","volume-title":"Proceedings of 2011 21st International Conference on Systems Engineering","author":"K Mohammadi","year":"2011","unstructured":"Mohammadi K, Jahanirad H, Attarsharghi P (2011) Fast reliability analysis method for sequential logic circuits. Proceedings of 2011 21st International Conference on Systems Engineering. pp 352\u2013356. https:\/\/doi.org\/10.1109\/ICSEng.2011.70"},{"issue":"6","key":"6119_CR30","doi-asserted-by":"publisher","first-page":"3114","DOI":"10.1109\/TNS.2010.2083687","volume":"57","author":"E Normand","year":"2010","unstructured":"Normand E, Wert JL, Quinn H, Fairbanks TD, Michalak S, Grider G, Iwanchuk P, Morrison J, Wender S, Johnson S (2010) First record of single-event upset on ground, cray-1 computer at Los Alamos in 1976. IEEE Trans Nucl Sci 57(6):3114\u20133120. https:\/\/doi.org\/10.1109\/TNS.2010.2083687","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"6119_CR31","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1147\/rd.401.0041","volume":"40","author":"TJ O\u2019Gorman","year":"1996","unstructured":"O\u2019Gorman TJ, Ross JM, Taber AH, Ziegler JF, Muhlfeld HP, Montrose CJ, Curtis HW, Walsh JL (1996) Field testing for cosmic ray soft errors in semiconductor memories. IBM J Res Dev 40(1):41\u201350. https:\/\/doi.org\/10.1147\/rd.401.0041","journal-title":"IBM J Res Dev"},{"key":"6119_CR32","doi-asserted-by":"publisher","DOI":"10.1201\/9781420010749.ch61","volume-title":"Handbook of approximation algorithms and metaheuristics","author":"D Papa","year":"2007","unstructured":"Papa D, Markov I (2007) Handbook of approximation algorithms and metaheuristics. https:\/\/doi.org\/10.1201\/9781420010749.ch61"},{"key":"6119_CR33","unstructured":"Patel KN, Markov IL, Hayes JP (2003) Evaluating circuit reliability under probabilistic gate-level fault models. Proceedings of the International Workshop on Logic and Synthesis (IWLS). pp 59\u201364.\u00a0https:\/\/api.semanticscholar.org\/CorpusID:6600768"},{"key":"6119_CR34","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/ICECS.2018.8617852","volume-title":"Proceedings of 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","author":"MF Pontes","year":"2018","unstructured":"Pontes MF, Butzen PF, Schvittz RB, Rosa SL, Franco DT (2018) The suitability of the SPR-MP method to evaluate the reliability of logic circuits. Proceedings of 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS). pp 433\u2013436. https:\/\/doi.org\/10.1109\/ICECS.2018.8617852"},{"key":"6119_CR35","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v16i3.568","author":"M Pontes","year":"2021","unstructured":"Pontes M, Farias CR, Schvittz R, Butzen P, Rosa LS (2021) Survey on reliability estimation in digital circuits. J Integr Circuits Syst. https:\/\/doi.org\/10.29292\/jics.v16i3.568","journal-title":"J Integr Circuits Syst"},{"key":"6119_CR36","doi-asserted-by":"publisher","first-page":"1610","DOI":"10.1109\/ISCAS48785.2022.9937573","volume-title":"Proceedings of 2022 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"MF Pontes","year":"2022","unstructured":"Pontes MF, Oliveira IFV, Schvittz RB, Rosa LS, Butzen PF (2022) The impact of logic gates susceptibility in overall circuit reliability analysis. Proceedings of 2022 IEEE International Symposium on Circuits and Systems (ISCAS). pp 1610\u20131614. https:\/\/doi.org\/10.1109\/ISCAS48785.2022.9937573"},{"key":"6119_CR37","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1137\/1.9781611976472.1","volume-title":"2021 Proceedings of the Symposium on Algorithm Engineering and Experiments (ALENEX)","author":"M Popp","year":"2021","unstructured":"Popp M, Schlag S, Schulz C, Seemaier D (2021) Multilevel acyclic hypergraph partitioning. 2021 Proceedings of the Symposium on Algorithm Engineering and Experiments (ALENEX). pp 1\u201315. https:\/\/doi.org\/10.1137\/1.9781611976472.1"},{"key":"6119_CR38","doi-asserted-by":"publisher","first-page":"648","DOI":"10.1109\/ICICCS51141.2021.9432122","volume-title":"Proceedings of 2021 5th International Conference on Intelligent Computing and Control Systems (ICICCS)(ICICCS)","author":"TR Roy","year":"2021","unstructured":"Roy TR, Sadi MS (2021) An efficient approach to tolerate soft errors in combinational circuits. Proceedings of 2021 5th International Conference on Intelligent Computing and Control Systems (ICICCS)(ICICCS). pp 648\u2013655. https:\/\/doi.org\/10.1109\/ICICCS51141.2021.9432122"},{"key":"6119_CR39","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483337","author":"RB Schivittz","year":"2016","unstructured":"Schivittz RB, Franco DT, Meinhardt C, Butzen PF (2016) A probabilistic model for stuck-on faults in combinational logic gates. Proceedings of 2016 17th Latin-American Test Symposium (LATS). https:\/\/doi.org\/10.1109\/LATW.2016.7483337","journal-title":"Proceedings of 2016 17th Latin-American Test Symposium (LATS)"},{"key":"6119_CR40","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1137\/1.9781611974317.5","volume-title":"2016 Proceedings of the Meeting on Algorithm Engineering and Experiments (ALENEX)","author":"S Schlag","year":"2016","unstructured":"Schlag S, Henne V, Heuer T, Meyerhenke H, Sanders P, Schulz C (2016) k-way hypergraph partitioning via n-level recursive bisection. 2016 Proceedings of the Meeting on Algorithm Engineering and Experiments (ALENEX). pp 53\u201367. https:\/\/doi.org\/10.1137\/1.9781611974317.5"},{"issue":"2","key":"6119_CR41","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1109\/TR.2016.2642168","volume":"66","author":"B Srinivasu","year":"2017","unstructured":"Srinivasu B, Sridharan K (2017) A transistor-level probabilistic approach for reliability analysis of arithmetic circuits with applications to emerging technologies. IEEE Trans Reliab 66(2):440\u2013457. https:\/\/doi.org\/10.1109\/TR.2016.2642168","journal-title":"IEEE Trans Reliab"},{"key":"6119_CR42","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/EWDTS.2019.8884417","volume-title":"Proceedings of 2019 IEEE East-West Design & Test Symposium (EWDTS)","author":"A Stempkovskiy","year":"2019","unstructured":"Stempkovskiy A, Telpukhov D, Nadolenko V (2019) Accurate soft error rate reduction using modified resolution method. Proceedings of 2019 IEEE East-West Design & Test Symposium (EWDTS). pp 1\u20136. https:\/\/doi.org\/10.1109\/EWDTS.2019.8884417"},{"key":"6119_CR43","unstructured":"Teixeira\u00a0Franco D (2008) Fiabilit\u00e9 du signal des circuits logiques combinatoires sous fautes simultan\u00e9es multiples. Theses, T\u00e9l\u00e9com ParisTech. https:\/\/pastel.archives-ouvertes.fr\/pastel-00005125. Accessed 5 May 2024"},{"key":"6119_CR44","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/ICECS.2010.5724504","volume-title":"Proceedings of 2010 17th IEEE International Conference on Electronics, Circuits and Systems","author":"J Torras Flaquer","year":"2010","unstructured":"Torras Flaquer J, Daveau J-M, Naviner L, Roche P (2010) Handling reconvergent paths using conditional probabilities in combinatorial logic netlist reliability estimation. Proceedings of 2010 17th IEEE International Conference on Electronics, Circuits and Systems. pp 263\u2013267. https:\/\/doi.org\/10.1109\/ICECS.2010.5724504"},{"key":"6119_CR45","unstructured":"Torras\u00a0Flaquer J (2011) M\u00e9thodes probabilistes d\u2019analyse de fiabilit\u00e9 dans la logique combinatoire. Theses, T\u00e9l\u00e9com ParisTech. https:\/\/pastel.archives-ouvertes.fr\/pastel-00678275. Accessed 5 May 2024"},{"key":"6119_CR46","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ITC-Asia53059.2021.9808704","volume-title":"Proceedings of 2021 IEEE International Test Conference in Asia (ITC-Asia)","author":"Z Wang","year":"2021","unstructured":"Wang Z, Zhang G, Ye J, Jiang J (2021) Reliability evaluation of approximate arithmetic circuits based on signal probability. Proceedings of 2021 IEEE International Test Conference in Asia (ITC-Asia). pp 1\u20136. https:\/\/doi.org\/10.1109\/ITC-Asia53059.2021.9808704"},{"issue":"5","key":"6119_CR47","doi-asserted-by":"publisher","first-page":"1063","DOI":"10.1109\/TC.2021.3071253","volume":"71","author":"J Xiao","year":"2022","unstructured":"Xiao J, Shi Z, Yang X, Lou J (2022) BM-RCGL: benchmarking approach for localization of reliability-critical gates in combinational logic blocks. IEEE Trans Comput 71(5):1063\u20131076. https:\/\/doi.org\/10.1109\/TC.2021.3071253","journal-title":"IEEE Trans Comput"},{"issue":"11","key":"6119_CR48","doi-asserted-by":"publisher","first-page":"4708","DOI":"10.1109\/TCAD.2022.3142194","volume":"41","author":"J Xiao","year":"2022","unstructured":"Xiao J, Chen W, Lou J, Jiang J, Zhou Q (2022) Identifying reliability-critical primary inputs of combinational circuits based on the model of gate-sensitive attributes. IEEE Trans Comput Aided Des Integr Circuits Syst 41(11):4708\u20134720. https:\/\/doi.org\/10.1109\/TCAD.2022.3142194","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6119_CR49","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2022.3197787","author":"J Xiao","year":"2022","unstructured":"Xiao J, Zhu W, Shen Q, Long H, Lou J (2022) A pruning and feedback strategy for locating reliability-critical gates in combinational circuits. IEEE Trans Reliab. https:\/\/doi.org\/10.1109\/TR.2022.3197787","journal-title":"IEEE Trans Reliab"},{"key":"6119_CR50","doi-asserted-by":"publisher","first-page":"757","DOI":"10.1109\/ICMTMA.2015.187","volume-title":"Proceedings of 2015 Seventh International Conference on Measuring Technology and Mechatronics Automation","author":"Z Yu","year":"2015","unstructured":"Yu Z, Zhipeng J, Min W, Hudi P, Shuhua P, Changhong Y (2015) Optimize the PTM circuit calculation using deo algorithm. Proceedings of 2015 Seventh International Conference on Measuring Technology and Mechatronics Automation. pp 757\u2013759. https:\/\/doi.org\/10.1109\/ICMTMA.2015.187"},{"key":"6119_CR51","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/MWSCAS54063.2022.9859273","volume-title":"Proceedings of 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","author":"S Zhan","year":"2022","unstructured":"Zhan S, Chen C (2022) An efficient method for sequential circuit reliability estimation. Proceedings of 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS). pp 1\u20134. https:\/\/doi.org\/10.1109\/MWSCAS54063.2022.9859273"},{"issue":"1","key":"6119_CR52","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1147\/rd.401.0051","volume":"40","author":"JF Ziegler","year":"1996","unstructured":"Ziegler JF, Muhlfeld HP, Montrose CJ, Curtis HW, O\u2019Gorman TJ, Ross JM (1996) Accelerated testing for cosmic soft-error rate. IBM J Res Dev 40(1):51\u201372. https:\/\/doi.org\/10.1147\/rd.401.0051","journal-title":"IBM J Res Dev"},{"key":"6119_CR53","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/978-3-030-68368-9_3","volume-title":"Reliability challenges in FinFETs","author":"A Zimpeck","year":"2021","unstructured":"Zimpeck A, Meinhardt C, Artola L, Reis R (2021) Reliability challenges in FinFETs. Springer, Cham, pp 29\u201363. https:\/\/doi.org\/10.1007\/978-3-030-68368-9_3"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06119-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06119-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06119-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T07:02:59Z","timestamp":1723705379000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06119-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,28]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,6]]}},"alternative-id":["6119"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06119-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2024,5,28]]},"assertion":[{"value":"8 August 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 April 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 May 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interests"}}]}}