{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T14:57:13Z","timestamp":1772290633629,"version":"3.50.1"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:00:00Z","timestamp":1721606400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:00:00Z","timestamp":1721606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1007\/s10836-024-06128-4","type":"journal-article","created":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T06:01:50Z","timestamp":1721628110000},"page":"497-508","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Verification and Validation with Prototype Chip Implemented with Layout Level Scan C-Elements"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-9698-4973","authenticated-orcid":false,"given":"Hiroshi","family":"Iwata","sequence":"first","affiliation":[]},{"given":"Kokoro","family":"Yamasaki","sequence":"additional","affiliation":[]},{"given":"Ken\u2019ichi","family":"Yamaguchi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,7,22]]},"reference":[{"key":"6128_CR1","doi-asserted-by":"crossref","unstructured":"Hua W, Lu Y-S, Pingali K, Manohar R (2020) Cyclone: A Static Timing and Power Engine for Asynchronous Circuits. In Proceedings of 26th IEEE International Symposium on Asynchronous Circuits and Systems, pp 11\u201319","DOI":"10.1109\/ASYNC49171.2020.00010"},{"key":"6128_CR2","doi-asserted-by":"crossref","unstructured":"Ataei S, Manohar R (2020) Shared-Staticizer for Area-Efficient Asynchronous Circuits. In Proceedings of 26th IEEE International Symposium on Asynchronous Circuits and Systems, pp 94\u2013101","DOI":"10.1109\/ASYNC49171.2020.00022"},{"key":"6128_CR3","volume-title":"Principles asynchronous circuit design: A Systems Perspective","author":"J Sparso","year":"2002","unstructured":"Sparso J, Furber S (2002) Principles asynchronous circuit design: A Systems Perspective. Kluwer Academic Publishers"},{"key":"6128_CR4","unstructured":"Cortadella J, Kishinevsky M, Kondratyev A, Lavagno L, Yakovlev A (1997) Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans Inform Syst E80-D(3):315\u2013325"},{"issue":"3","key":"6128_CR5","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1016\/0167-9260(95)00012-5","volume":"19","author":"H Hulgaard","year":"1995","unstructured":"Hulgaard H, Burns SM, Borriello G (1995) Testing asynchronous circuits: A survey. Integr VLSI J 19(3):111\u2013131","journal-title":"Integr VLSI J"},{"key":"6128_CR6","doi-asserted-by":"crossref","unstructured":"Zeidler S, Krstic M (2015) A survey about testing asynchronous circuits. In Proceedings of European Conference on Circuit Theory and Design (ECCTD), pp 1\u20134","DOI":"10.1109\/ECCTD.2015.7300128"},{"key":"6128_CR7","doi-asserted-by":"crossref","unstructured":"Efthymiou A, Bainbridge J, Edwards D (2005) Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect. IEEE Trans Very Large Scale Integr (VLSI) Syst 13(12):1384\u20131393","DOI":"10.1109\/TVLSI.2005.862722"},{"key":"6128_CR8","unstructured":"Ohtake S, Saluja KK (2008) A systematic scan insertion technique for asynchronous on-chip interconnects. Digest of papers of Workshop on Low Power Design Impact on Test and Reliability, pp 12\u201313"},{"issue":"4","key":"6128_CR9","doi-asserted-by":"publisher","first-page":"397","DOI":"10.1023\/A:1024687809014","volume":"19","author":"F te Beest","year":"2003","unstructured":"te Beest F, Peeters A, Van Berkel K, Kerkhoff H (2003) Synchronous Full-Scan for Asynchronous Handshake Circuits. J Electron Test 19(4):397\u2013406","journal-title":"J Electron Test"},{"key":"6128_CR10","doi-asserted-by":"crossref","unstructured":"te Beest F, Peeters A (2005) A multiplexer based test method for self-timed circuits. In Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, pp 166-175","DOI":"10.1109\/ASYNC.2005.5"},{"key":"6128_CR11","doi-asserted-by":"crossref","unstructured":"Iwata H, Ohtake S, Inoue M, Fujiwara H (2010) Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits. In Proceedings of IEEE 19th Asian Test Symposium (ATS\u201910), pp 206\u2013211","DOI":"10.1109\/ATS.2010.44"},{"key":"6128_CR12","unstructured":"Ishizaka M, Yamaguchi K, Iwata\u00a0H (2019) Race-Free O(n) Scan Path Self-Test for Asynchronous Circuit. IEICE Trans J102-A(6):172\u2013181. In Japanese"},{"issue":"TS3-2","key":"6128_CR13","first-page":"1","volume":"2021","author":"Y Shintani","year":"2020","unstructured":"Shintani Y, Yamaguchi K, Iwata H (2020) An Implementation of Functional Speed Ori-ented Transistor-Level Scan C-element. In Proceedings of Workshop on RTL and High Level Testing 2021(TS3-2):1\u20135","journal-title":"In Proceedings of Workshop on RTL and High Level Testing"},{"key":"6128_CR14","unstructured":"Martin AJ (1989) Formal Program Transformations for VLSI Circuit Synthesis. In Formal development programs and proofs. Addison-Wesley Longman Publishing,\u00a0pp 59\u201380"},{"key":"6128_CR15","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"IE Sutherland","year":"1989","unstructured":"Sutherland IE (1989) Micropipelines. Commun ACM 32:720\u2013738","journal-title":"Commun ACM"},{"issue":"2","key":"6128_CR16","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1016\/0167-9260(92)90001-F","volume":"13","author":"K van Berkel","year":"1992","unstructured":"van Berkel K (1992) Beware the isochronic fork. Integr VLSI J 13(2):103\u2013128","journal-title":"Integr VLSI J"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06128-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06128-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06128-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T06:06:38Z","timestamp":1728885998000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06128-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,22]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,8]]}},"alternative-id":["6128"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06128-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7,22]]},"assertion":[{"value":"12 January 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 July 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 July 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflicts of interest to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interest"}}]}}