{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T06:40:35Z","timestamp":1728888035011},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1007\/s10836-024-06135-5","type":"journal-article","created":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T01:02:03Z","timestamp":1727398923000},"page":"525-537","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Interleaved Counter Matrix Code in SRAM Memories for Continuous Adjacent Multiple Bit Upset Correction"],"prefix":"10.1007","volume":"40","author":[{"given":"Ahilan","family":"A","sequence":"first","affiliation":[]},{"given":"Anusha","family":"Gorantla","sequence":"additional","affiliation":[]},{"given":"Gladys","family":"Kiruba","sequence":"additional","affiliation":[]},{"given":"Asmaa A.","family":"Hamad","sequence":"additional","affiliation":[]},{"given":"Mohamed M.","family":"Hassan","sequence":"additional","affiliation":[]},{"given":"Venkatram","family":"N.","sequence":"additional","affiliation":[]},{"given":"Sindhu","family":"T. V.","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,9,27]]},"reference":[{"issue":"5","key":"6135_CR1","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1049\/iet-cdt.2019.0268","volume":"14","author":"RK Maity","year":"2020","unstructured":"Maity RK, Tripathi S, Samanta J, Bhaumik J (2020) Lower complexity error location detection block of adjacent error correcting decoder for SRAMs. IET Computers Digit Techniques 14(5):210\u2013216","journal-title":"IET Computers Digit Techniques"},{"issue":"10","key":"6135_CR2","first-page":"9643","volume":"10","author":"A Ahilan","year":"2015","unstructured":"Ahilan A, Deepa P (2015) A reconfigurable virtual architecture for memory scrubbers (VAMS) for SRAM based FPGA\u2019s. Int J Appl Eng Res 10(10):9643\u20139648","journal-title":"Int J Appl Eng Res"},{"issue":"4","key":"6135_CR3","doi-asserted-by":"publisher","first-page":"2106","DOI":"10.1109\/TNS.2010.2043265","volume":"57","author":"CA Argyrides","year":"2010","unstructured":"Argyrides CA, Reviriego P, Pradhan DK, Maestro J (2010) A. Matrix-based codes for adjacent error correction. IEEE Trans Nucl Sci 57(4):2106\u20132111","journal-title":"IEEE Trans Nucl Sci"},{"key":"6135_CR4","first-page":"1","volume-title":"Single and double-adjacent error correcting code (SDECC) with lower design overheads and mis-correction rate for SRAMs","author":"RK Maity","year":"2023","unstructured":"Maity RK, Samanta J, Bhaumik J (2023) Single and double-adjacent error correcting code (SDECC) with lower design overheads and mis-correction rate for SRAMs. Microsystem Technologies, pp 1\u201312"},{"key":"6135_CR5","doi-asserted-by":"crossref","unstructured":"Appathurai A, Deepa P, August (2015) Design for reliablity: A novel counter matrix code for FPGA based quality applications. In 2015 6th Asia Symposium on Quality Electronic Design (ASQED), IEEE, 56\u201361","DOI":"10.1109\/ACQED.2015.7274007"},{"issue":"03","key":"6135_CR6","first-page":"81","volume":"02","author":"C Senthil Singh","year":"2024","unstructured":"Senthil Singh C, Sameena Naaz, Saranya G (2024) Iot-Centric Data Protection using deep learning technique for preserving security and privacy in cloud. Int J Data Sci Artif Intell 02(03):81\u201387","journal-title":"Int J Data Sci Artif Intell"},{"issue":"01","key":"6135_CR7","first-page":"15","volume":"01","author":"RR Sathiya","year":"2023","unstructured":"Sathiya RR, Rajakumar S, Sathiamoorthy J (2023) Secure blockchain based deep learning approach for data transmission in IOT-enabled healthcare system. Int J Comput Eng Optim 01(01):15\u201323","journal-title":"Int J Comput Eng Optim"},{"issue":"09","key":"6135_CR8","doi-asserted-by":"publisher","first-page":"2350142","DOI":"10.1142\/S0218126623501426","volume":"32","author":"RK Maity","year":"2023","unstructured":"Maity RK, Samanta J, Bhaumik J (2023) Construction technique and evaluation of high-performance t-bit burst error correcting codes for protecting MCUs. J Circuits Syst Computers 32(09):2350142","journal-title":"J Circuits Syst Computers"},{"key":"6135_CR9","doi-asserted-by":"crossref","unstructured":"Ahilan A, Deepa P, January (2015) Modified Decimal Matrix Codes in FPGA configuration memory for multiple bit upsets. In: 2015 International Conference on Computer Communication and Informatics (ICCCI), IEEE, 1\u20135","DOI":"10.1109\/ICCCI.2015.7218146"},{"issue":"2","key":"6135_CR10","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1109\/TC.2019.2947425","volume":"69","author":"A Das","year":"2019","unstructured":"Das A, Touba NA (2019) A new class of single burst error correcting codes with parallel decoding. IEEE Trans Comput 69(2):253\u2013259","journal-title":"IEEE Trans Comput"},{"key":"6135_CR11","doi-asserted-by":"crossref","unstructured":"Maity RK, Samanta J, Bhaumik J (2022) FPGA-based low delay adjacent triple-bit error correcting codec. In: Internet of Things and its applications: Select Proceedings of ICIA 2020. Springer Nature, Singapore, pp\u00a0419\u2013429","DOI":"10.1007\/978-981-16-7637-6_37"},{"key":"6135_CR12","doi-asserted-by":"publisher","first-page":"151131","DOI":"10.1109\/ACCESS.2019.2947315","volume":"7","author":"LJ Saiz-Adalid","year":"2019","unstructured":"Saiz-Adalid LJ, Gracia-MoranJ, Gil-Tomas D, Baraza-CalvoJC, Gil-Vicente PJ (2019) Ultrafast codes for multiple adjacent error correction and double error detection. IEEE Access 7:151131\u2013151143","journal-title":"IEEE Access"},{"key":"6135_CR13","doi-asserted-by":"crossref","unstructured":"Prasad SVS, Natarajan PB, Shankar LB, June (2021) Broadening 3-bit burst error-correction codes with quadruple adjacent error correction. In: 2021 International Conference on Intelligent Technologies (CONIT), IEEE, 1\u20135","DOI":"10.1109\/CONIT51480.2021.9498371"},{"issue":"4","key":"6135_CR14","first-page":"257","volume":"46","author":"P AppathuraiAand Deepa","year":"2016","unstructured":"AppathuraiAand Deepa P (2016) Radiation induced multiple bit upset prediction and correction in memories using cost efficient CMC. Informacije MIDEM 46(4):257\u2013266","journal-title":"Informacije MIDEM"},{"issue":"4","key":"6135_CR15","doi-asserted-by":"publisher","first-page":"1603","DOI":"10.1109\/TVLSI.2015.2465846","volume":"24","author":"S ReviriegoP, Liu","year":"2015","unstructured":"ReviriegoP, Liu S, Xiao L, Maestro JA (2015) An efficient single and double-adjacent error correcting parallel decoder for the (24, 12) extended golay code. IEEE Trans Very Large-Scale Integr (VLSI) Syst 24(4):1603\u20131606","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"},{"issue":"2","key":"6135_CR16","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1109\/TVLSI.2017.2766361","volume":"26","author":"J Li","year":"2017","unstructured":"Li J, Reviriego P, Xiao L, Argyrides C, Li J (2017) Extending 3-bit burst error-correction codes with quadruple adjacent error correction. IEEE Trans Very Large-Scale Integr (VLSI) Syst 26(2):221\u2013229","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"},{"issue":"10","key":"6135_CR17","doi-asserted-by":"publisher","first-page":"2132","DOI":"10.1109\/TVLSI.2018.2837220","volume":"26","author":"J Gracia-Moran","year":"2018","unstructured":"Gracia-Moran J, Saiz-Adalid LJ, Gil-Tomas D, Gil-Vicente PJ (2018) Improving error correction codes for multiple-cell upsets in space applications. IEEE Trans Very Large-Scale Integr (VLSI) Syst 26(10):2132\u20132142","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"},{"issue":"1","key":"6135_CR18","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/TVLSI.2013.2238565","volume":"22","author":"J Guo","year":"2013","unstructured":"Guo J, Xiao L, Mao Z, Zhao Q (2013) Enhanced memory reliability against multiple cell upsets using decimal matrix code. IEEE Trans Very Large-Scale Integr (VLSI) Syst 22(1):127\u2013135","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"},{"issue":"10","key":"6135_CR19","doi-asserted-by":"publisher","first-page":"2332","DOI":"10.1109\/TVLSI.2014.2357476","volume":"23","author":"LJ Saiz-Adalid","year":"2014","unstructured":"Saiz-Adalid LJ, Reviriego P, Gil P, Pontarelli S, Maestro JA (2014) MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Trans Very Large-Scale Integr (VLSI) Syst 23(10):2332\u20132336","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"},{"key":"6135_CR20","doi-asserted-by":"crossref","unstructured":"Bhargavi C, Nishanth DV, Nikhita P, Vinodhini M (2014) H-matrix based error correction codes for memory applications. In: 2021 International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT), IEEE, 1\u20135","DOI":"10.1109\/ICAECT49130.2021.9392574"},{"issue":"3","key":"6135_CR21","doi-asserted-by":"publisher","first-page":"420","DOI":"10.1109\/TVLSI.2009.2036362","volume":"19","author":"C Argyrides","year":"2019","unstructured":"Argyrides C, Pradhan DK, Kocak T (2019) Matrix codes for reliable and cost-efficient memory chips. IEEE Trans Very Large-Scale Integr (VLSI) Syst 19(3):420\u2013428","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"},{"key":"6135_CR22","doi-asserted-by":"crossref","unstructured":"Castro HDS, da Silveira JA, Coelho AA, e Silva FG, Magalh\u00e3es PDS, de Lima OA, June (2016) A correction code for multiple cells upsets in memory devices for space applications. In: 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), IEEE, 1\u20134","DOI":"10.1109\/NEWCAS.2016.7604783"},{"issue":"2","key":"6135_CR23","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1002\/j.1538-7305.1950.tb00463.x","volume":"29","author":"RW Hamming","year":"1950","unstructured":"Hamming RW (1950) Error detecting and error correcting codes. Bell Syst Tech J 29(2):147\u2013160","journal-title":"Bell Syst Tech J"},{"key":"6135_CR24","doi-asserted-by":"crossref","unstructured":"Karan KS, Srikanth N, Agrawal S (2019) A robust code for MBU correction till 5-bit error. In: 2019 International Conference on Communication and Electronics Systems (ICCES). IEEE, pp\u00a01524\u20131529","DOI":"10.1109\/ICCES45898.2019.9002099"},{"key":"6135_CR25","doi-asserted-by":"publisher","first-page":"113582","DOI":"10.1016\/j.microrel.2020.113582","volume":"106","author":"F Silva","year":"2020","unstructured":"Silva F, Freitas W, Silveira J, Marcon C, Vargas F (2020) Extended matrix region selection code: an ECC for adjacent multiple cell upset in memory arrays. Microelectron Reliab 106:113582","journal-title":"Microelectron Reliab"},{"key":"6135_CR26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3402532","volume-title":"A Hybrid Technique based on ECC and Hardened Cells for Tolerating Random Multiple-Bit Upsets in SRAM arrays","author":"D Gil-Tom\u00e1s","year":"2024","unstructured":"Gil-Tom\u00e1s D, Saiz-Adalid LJ, Gracia-Mor\u00e1n J, Baraza-Calvo JC, Gil-Vicente PJ (2024) A hybrid technique based on ECC and hardened cells for tolerating Random multiple-bit upsets in SRAM arrays. IEEE Access"},{"issue":"3","key":"6135_CR27","doi-asserted-by":"publisher","first-page":"932","DOI":"10.1109\/TVLSI.2015.2425653","volume":"24","author":"M Ebrahimi","year":"2015","unstructured":"Ebrahimi M, Rao PMB, Seyyedi R, Tahoori MB (2015) Low-cost multiple bit upset correction in SRAM-based FPGA configuration frames. IEEE Trans Very Large-Scale Integr (VLSI) Syst 24(3):932\u2013943","journal-title":"IEEE Trans Very Large-Scale Integr (VLSI) Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06135-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06135-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06135-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T06:07:34Z","timestamp":1728886054000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06135-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":27,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,8]]}},"alternative-id":["6135"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06135-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2024,8]]},"assertion":[{"value":"22 January 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 August 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 September 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}