{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:31:36Z","timestamp":1778081496081,"version":"3.51.4"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s10836-024-06153-3","type":"journal-article","created":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T07:03:38Z","timestamp":1731481418000},"page":"691-705","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Advancing Low Power BIST Architecture with GAN-Driven Test Pattern Optimization"],"prefix":"10.1007","volume":"40","author":[{"given":"C.","family":"Thangam","sequence":"first","affiliation":[]},{"given":"R.","family":"Manjith","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,11,13]]},"reference":[{"issue":"3","key":"6153_CR1","doi-asserted-by":"publisher","first-page":"314","DOI":"10.3390\/electronics8030314","volume":"8","author":"G Zhang","year":"2019","unstructured":"Zhang G, Yuan Y, Liang F, Wei S, Yang CF (2019) Low cost test pattern generation in scan-based BIST schemes. Electronics 8(3):314. https:\/\/doi.org\/10.3390\/electronics8030314","journal-title":"Electronics"},{"issue":"3","key":"6153_CR2","doi-asserted-by":"publisher","first-page":"989","DOI":"10.1109\/TCSI.2018.2876787","volume":"66","author":"AK Panda","year":"2018","unstructured":"Panda AK, Ray KC (2018) Modified dual-CLCG method and its VLSI architecture for pseudorandom bit generation. IEEE Trans Circuits Syst I Regul Pap 66(3):989\u20131002. https:\/\/doi.org\/10.1109\/TCSI.2018.2876787","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"1","key":"6153_CR3","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/TCSI.2021.3105451","volume":"69","author":"P Chen","year":"2021","unstructured":"Chen P, Yin J, Zhang F, Mak PI, Martins RP, Staszewski, RB (2021) Mismatch analysis of DTCs with an improved BIST-TDC in 28-nm CMOS. IEEE Trans Circuits Syst I Regul Pap 69(1):196\u2013206. https:\/\/doi.org\/10.1109\/TCSI.2021.3105451","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"7","key":"6153_CR4","doi-asserted-by":"publisher","first-page":"1594","DOI":"10.1016\/j.cja.2018.04.013","volume":"31","author":"H Liang","year":"2018","unstructured":"Liang H, Xiangsheng FANG, Maoxiang YI, Huang Z, Yingchun LU (2018) )a novel BIST scheme for circuit aging measurement of aerospace chips. Chin J Aeronaut 31(7):1594\u20131601. https:\/\/doi.org\/10.1016\/j.cja.2018.04.013","journal-title":"Chin J Aeronaut"},{"key":"6153_CR5","doi-asserted-by":"publisher","first-page":"29366","DOI":"10.1109\/ACCESS.2021.3059171","volume":"9","author":"V Shivakumar","year":"2021","unstructured":"Shivakumar V, Senthilpari C, Yusoff Z (2021) A low-power and area-efficient design of a weighted pseudorandom test-pattern generator for a test-per-scan built-in self-test architecture. IEEE Access 9:29366\u201329379. https:\/\/doi.org\/10.1109\/ACCESS.2021.3059171","journal-title":"IEEE Access"},{"issue":"1","key":"6153_CR6","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1007\/s10836-022-05986-0","volume":"38","author":"A Menbari","year":"2022","unstructured":"Menbari A, Jahanirad H (2022) A low-cost BIST design supporting offline and online tests. J Electron Test 38(1):107\u2013123. https:\/\/doi.org\/10.1007\/s10836-022-05986-0","journal-title":"J Electron Test"},{"issue":"3","key":"6153_CR7","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/TCAD.2018.2818688","volume":"38","author":"G Harutyunyan","year":"2018","unstructured":"Harutyunyan G, Shoukourian S, Zorian Y (2018) Fault awareness for memory BIST architecture shaped by multidimensional prediction mechanism. IEEE Trans Comput Aided Des Integr Circuits Syst 38(3):562\u2013575. https:\/\/doi.org\/10.1109\/TCAD.2018.2818688","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"6","key":"6153_CR8","doi-asserted-by":"publisher","first-page":"2580","DOI":"10.1109\/TCSI.2021.3067180","volume":"68","author":"A Pavlidis","year":"2021","unstructured":"Pavlidis A, Lou\u00ebrat MM, Faehn E, Kumar A, Stratigopoulos HG (2021) SymBIST: symmetry-based analog and mixed-signal built-in self-test for functional safety. IEEE Trans Circuits Syst I Regul Pap 68(6):2580\u20132593. https:\/\/doi.org\/10.1109\/TCSI.2021.3067180","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"6153_CR9","doi-asserted-by":"publisher","first-page":"102890","DOI":"10.1016\/j.micpro.2019.102890","volume":"71","author":"K Jamal","year":"2019","unstructured":"Jamal K, Chari KM, Srihari P (2019) Test pattern generation using thermometer code counter in TPC technique for BIST implementation. Microprocess Microsyst 71:102890. https:\/\/doi.org\/10.1016\/j.micpro.2019.102890","journal-title":"Microprocess Microsyst"},{"issue":"1","key":"6153_CR10","first-page":"0207","volume":"17","author":"NS Warade","year":"2022","unstructured":"Warade NS, Ravi T (2022) Design of Model Predictive Control Pseudo Random Pattern Generator for Low Power BIST. J Eng Sci Technol 17(1):0207\u20130224","journal-title":"J Eng Sci Technol"},{"issue":"6","key":"6153_CR11","doi-asserted-by":"publisher","first-page":"1028","DOI":"10.1109\/TCAD.2018.2834441","volume":"38","author":"E Moghaddam","year":"2018","unstructured":"Moghaddam E, Mukherjee N, Rajski J, Solecki J, Tyszer J, Zawada J (2018) Logic BIST with capture-per-clock hybrid test points. IEEE Trans Comput Aided Des Integr Circuits Syst 38(6):1028\u20131041. https:\/\/doi.org\/10.1109\/TCAD.2018.2834441","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"6153_CR12","doi-asserted-by":"publisher","first-page":"1783","DOI":"10.1080\/03772063.2021.1958072","volume":"69","author":"G Sowmiya","year":"2023","unstructured":"Sowmiya G, Malarvizhi S (2023) Memory-efficient LFSR encoding and weightage driven bit transition for improved fault coverage. IETE J Res 69(4):1783\u20131788. https:\/\/doi.org\/10.1080\/03772063.2021.1958072","journal-title":"IETE J Res"},{"key":"6153_CR13","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1016\/j.vlsi.2017.10.012","volume":"60","author":"JC Ying","year":"2018","unstructured":"Ying JC, Tseng WD, Tsai WJ (2018) Asymmetry dual-LFSR reseeding for low power BIST. Integration 60:272\u2013276. https:\/\/doi.org\/10.1016\/j.vlsi.2017.10.012","journal-title":"Integration"},{"issue":"7","key":"6153_CR14","doi-asserted-by":"publisher","first-page":"2290","DOI":"10.1109\/TCAD.2021.3100741","volume":"41","author":"B Kaczmarek","year":"2021","unstructured":"Kaczmarek B, Mrugalski G, Mukherjee N, Pogiel A, Rajski J, Rybak \u0141, Tyszer J (2021) LBIST for Automotive ICs with enhanced test generation. IEEE Trans Comput Aided Des Integr Circuits Syst 41(7):2290\u20132300. https:\/\/doi.org\/10.1109\/TCAD.2021.3100741","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6153_CR15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2019.0042","author":"LH Mart\u00ednez","year":"2020","unstructured":"Mart\u00ednez LH, Khursheed S, Reddy SM (2020) IET computers Digit techniques 14(1):27\u201336. https:\/\/doi.org\/10.1049\/iet-cdt.2019.0042. LFSR generation for high test coverage and low hardware overhead"},{"key":"6153_CR16","doi-asserted-by":"publisher","first-page":"116115","DOI":"10.1109\/ACCESS.2021.3105429","volume":"9","author":"K Lee","year":"2021","unstructured":"Lee K, Lee S, Park J, Lee I, Kang S (2021) A low-power BIST scheme using weight-aware scan grouping and scheduling for automotive ICs. IEEE Access 9:116115\u2013116132. https:\/\/doi.org\/10.1109\/ACCESS.2021.3105429","journal-title":"IEEE Access"},{"key":"6153_CR17","doi-asserted-by":"publisher","first-page":"15231","DOI":"10.1007\/s10586-018-2552-x","volume":"22","author":"G Naveen Balaji","year":"2019","unstructured":"Naveen Balaji G, Chenthur Pandian S (2019) Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates. Cluster Comput 22:15231\u201315244. https:\/\/doi.org\/10.1007\/s10586-018-2552-x","journal-title":"Cluster Comput"},{"issue":"20","key":"6153_CR18","doi-asserted-by":"publisher","first-page":"9476","DOI":"10.3390\/app11209476","volume":"11","author":"T Garbolino","year":"2021","unstructured":"Garbolino T (2021) A new, fast pseudo-random pattern generator for advanced logic built-in self-test structures. Appl Sci 11(20):9476. https:\/\/doi.org\/10.3390\/app11209476","journal-title":"Appl Sci"},{"issue":"4","key":"6153_CR19","doi-asserted-by":"publisher","first-page":"47","DOI":"10.3390\/jlpea8040047","volume":"8","author":"J Hasler","year":"2018","unstructured":"Hasler J, Natarajan A, Kim S (2018) Enabling energy-efficient physical computing through analog abstraction and IP reuse. J Low Power Electron Appl 8(4):47. https:\/\/doi.org\/10.3390\/jlpea8040047","journal-title":"J Low Power Electron Appl"},{"key":"6153_CR20","doi-asserted-by":"publisher","first-page":"1007","DOI":"10.1109\/JEDS.2019.2931757","volume":"7","author":"X Cui","year":"2019","unstructured":"Cui X, Zhang M, Lin Q, Cui X, Pang A (2019) Design and test of the in-array build-in self-test scheme for the embedded RRAM array. IEEE J Electron Devices Soc 7:1007\u20131012. https:\/\/doi.org\/10.1109\/JEDS.2019.2931757","journal-title":"IEEE J Electron Devices Soc"},{"issue":"8","key":"6153_CR21","first-page":"60","volume":"9","author":"P Mittal","year":"2020","unstructured":"Mittal P, Shah D (2020) Linear Feedback Shift Register-based test pattern generators: a comparative study. Int J Adv Res Electron Communication Eng 9(8):60\u201362","journal-title":"Int J Adv Res Electron Communication Eng"},{"issue":"16","key":"6153_CR22","doi-asserted-by":"publisher","first-page":"2592","DOI":"10.3390\/electronics11162592","volume":"11","author":"AK Mishra","year":"2022","unstructured":"Mishra AK, Das AK, Kandasamy N (2022) Built-In functional testing of Analog In-Memory accelerators for deep neural networks. Electronics 11(16):2592. https:\/\/doi.org\/10.3390\/electronics11162592","journal-title":"Electronics"},{"issue":"6","key":"6153_CR23","doi-asserted-by":"publisher","first-page":"971","DOI":"10.3390\/mi13060971","volume":"13","author":"MA Ahmed","year":"2022","unstructured":"Ahmed MA, Alnatheer S (2022) Deep Q-Learning with bit-swapping-based Linear Feedback Shift Register fostered Built-In self-test and Built-In self-repair for SRAM. Micromachines 13(6):971. https:\/\/doi.org\/10.3390\/mi13060971","journal-title":"Micromachines"},{"key":"6153_CR24","doi-asserted-by":"publisher","unstructured":"Maity H, Khatua K, Chattopadhyay S, Sengupta I, Patankar G, Bhattacharya P (2019) Fault coverage enhancement via weighted random pattern generation in bist using a dnn-driven-pso approach. In 2019 International Conference on Information Technology (ICIT), 228\u2013233. IEEE. https:\/\/doi.org\/10.1109\/ICIT48102.2019.00047","DOI":"10.1109\/ICIT48102.2019.00047"},{"issue":"11","key":"6153_CR25","doi-asserted-by":"publisher","first-page":"3237","DOI":"10.1109\/TVLSI.2017.2734685","volume":"25","author":"M Sadi","year":"2017","unstructured":"Sadi M, Contreras GK, Chen J, Winemberg L (2017) Tehranipoor MDesign of reliable SoCs with BIST hardware and machine learning. IEEE Trans Very Large Scale Integr VLSI Syst 25(11):3237\u20133250. https:\/\/doi.org\/10.1109\/TVLSI.2017.2734685","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"6153_CR26","doi-asserted-by":"publisher","unstructured":"Gupta K, Raman A (2022) Design of Low-Power Bit Swapping BIST for IC Self-testing. In Innovations in Electronics and Communication Engineering: Proceedings of the 9th ICIECE 2021 569\u2013577. Singapore: Springer Singapore, https:\/\/doi.org\/10.1007\/978-981-16-8512-5_60","DOI":"10.1007\/978-981-16-8512-5_60"},{"key":"6153_CR27","doi-asserted-by":"publisher","unstructured":"Kolanchinathan VP, Dinesh Kumar TR, Jaishree P, Niranjana M, Sowmiya M, Thresha V (2023) Low-power and space-efficient built in Self-Test Architecture with MSIC Test Pattern Generator. J Popul Ther Clin Pharmacol 9308\u2013314. https:\/\/doi.org\/10.47750\/jptcp.2023.30.09.031","DOI":"10.47750\/jptcp.2023.30.09.031"},{"key":"6153_CR28","doi-asserted-by":"publisher","unstructured":"Warade N, Ravi T (2020) Reference signatures and selective test pattern generator based Model Predictive control technique for test response prediction in low power BIST. Int J 7. https:\/\/doi.org\/10.30534\/ijeter\/2020\/84872020","DOI":"10.30534\/ijeter\/2020\/84872020"},{"key":"6153_CR29","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1016\/j.mejo.2018.07.001","volume":"79","author":"M Nam","year":"2018","unstructured":"Nam M, Choi Y, Cho K (2018) High-speed and energy efficient carry select adder (CSLA) dominated by carry generation logic. Microelectron J 79:70\u201378. https:\/\/doi.org\/10.1016\/j.mejo.2018.07.001","journal-title":"Microelectron J"},{"issue":"10","key":"6153_CR30","doi-asserted-by":"publisher","first-page":"1129","DOI":"10.3390\/electronics8101129","volume":"8","author":"H You","year":"2019","unstructured":"You H, Yuan J, Tang W, Qiao S (2019) An energy and area efficient carry select adder with dual carry adder cell. Electronics 8(10):1129. https:\/\/doi.org\/10.3390\/electronics8101129","journal-title":"Electronics"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06153-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06153-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06153-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T07:13:37Z","timestamp":1736147617000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06153-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["6153"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06153-3","relation":{"references":[{"id-type":"uri","id":"","asserted-by":"subject"}]},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,13]]},"assertion":[{"value":"7 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 November 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"An authors have no conflicts of interest to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}