{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:32:13Z","timestamp":1772119933867,"version":"3.50.1"},"reference-count":70,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T00:00:00Z","timestamp":1748044800000},"content-version":"vor","delay-in-days":53,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2025,4]]},"abstract":"<jats:title>Abstract<\/jats:title>\n          <jats:p>This paper is a survey of the various verification methods available for RISC based processors. The RISC-V processors are open standard that can have user-based extensions. This makes their verification complex and prone to errors. There is ongoing research in this area. This paper illustrates the criteria for deciding a Verification Plan while considering various available verification methods, verification time, and software costs. Several hardware design verification approaches from Formal Verification to Simulation based, Fully Automated Verification Plan to Security and Trojans are discussed. A Comparison between features and verification methods employed for Intel, ARM and RISC based processors is also done. The current RISC-V hardware design verification methods in use like self-checking tests, testbench use of standards, virtual verification peripherals and many more along with the required software and tools are described. In depth analysis of previous and current research on various available and newly developed RISC-V processors is chronicled with their code coverage, functional coverage, limitations and bug detection details.<\/jats:p>","DOI":"10.1007\/s10836-025-06169-3","type":"journal-article","created":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T08:02:29Z","timestamp":1748073749000},"page":"111-138","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Survey of Verification of RISC-V Processors"],"prefix":"10.1007","volume":"41","author":[{"given":"Chloe","family":"Tain","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0248-5526","authenticated-orcid":false,"given":"Savita","family":"Patil","sequence":"additional","affiliation":[]},{"given":"Hussain","family":"Al-Asaad","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,5,24]]},"reference":[{"key":"6169_CR1","doi-asserted-by":"publisher","unstructured":"D\u00f6rflinger A, Albers M, Kleinbeck B, Guan Y, Michalik H, Klink R, Blochwitz C, Nechi A, Berekovic M (2021) A comparative survey of open-source application-class RISC-V processor implementations. In: Proceedings of the 18th ACM International Conference on Computing Frontiers (CF '21). Association for Computing Machinery, New York, NY, USA, pp.12\u201320. https:\/\/doi.org\/10.1145\/3457388.3458657","DOI":"10.1145\/3457388.3458657"},{"key":"6169_CR2","unstructured":"Waterman A, Lee Y, Patterson DA, Asanovi\u0107 K (2011) The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA. Technical Report UCB\/EECS-2011\u201362, EECS Department, University of California, Berkeley, May 13th"},{"key":"6169_CR3","unstructured":"RISC-V Int. [Online]. Available: https:\/\/riscv.org\/. Accessed 15th Mar 2025"},{"key":"6169_CR4","unstructured":"RISC-V Landscape. [Online]. Available: https:\/\/riscv.landscape2.io\/?view-mode=grid. Accessed 5th Mar 2025"},{"key":"6169_CR5","doi-asserted-by":"publisher","unstructured":"Alexander D, Albers M, Kleinbeck B, Guan Y, Michalik H, Klink R, Blochwitz C, Nechi A, and Berekovic M. (2021). A comparative survey of open-source application-class RISC-V processor implementations. In Proceedings of the 18th ACM International Conference on Computing Frontiers (CF '21). Association for Computing Machinery, New York, NY, USA, pp. 12\u201320.\u00a0https:\/\/doi.org\/10.1145\/3457388.3458657","DOI":"10.1145\/3457388.3458657"},{"key":"6169_CR6","unstructured":"Shaik AI (n.d.) A major change could come to Android phones in the coming years,\u201d news article in SAMMOBILE, published on Nov 3rd, 2023. [Online]. Available: https:\/\/www.sammobile.com\/news\/android-phones-risc-v-processors-coming-years\/. Accessed 6th Mar 2025"},{"key":"6169_CR7","unstructured":"Hughes M (n.d.) Android 10 ported to homegrown multi-core RISC-V system-on- chip by Alibaba biz, source code released. Article in The Register, published on Jan 21st, 2021. [Online]. Available: https:\/\/www.theregister.com\/2021\/01\/21\/android_riscv_port\/. Accessed 7th Mar 2025"},{"key":"6169_CR8","unstructured":"The world's first RISC-V phone might be just around the corner. [Online]. Available: https:\/\/tuxphones.com\/sipeed-rv64-first-risc-v-rv64-phone-linux-2022-2023\/. Accessed 6th Mar 2025"},{"key":"6169_CR9","unstructured":"Gibbond A (n.d.) A RISC-V Future? SiFive and Andes Aim to Shake Up the Processor Industry,\u201d news article in All About Circuits, published on Jun 25th, 2021. [Online]. Available: https:\/\/www.allaboutcircuits.com\/news\/a-risc-v-future-sifive-and-andes-aim-to-shake-up-the-processor-industry\/. Accessed 1st Mar 2025"},{"key":"6169_CR10","unstructured":"Aleksandar K (n.d.) NVIDIA Shipped One Billion RISC-V Cores This year inside its Accelerators, up to 40 cores per chip. Article in TECHPOWERUP, published on Oct 23rd, 2024. [Online]. Available: https:\/\/www.techpowerup.com\/328026\/nvidia-ships-over-one-billion-risc-v-cores-this-year-inside-its-accelerators-up-to-40-cores-per-chip. Accessed 6th Mar 2025"},{"key":"6169_CR11","unstructured":"Pulpino, developed by ETH Zurich. [Online]. Available :https:\/\/github.com\/pulp-platform\/pulpino. Accessed 24th Mar 2025"},{"key":"6169_CR12","unstructured":"Semiconductor Engineering. Verifying a RISC-V Processor. YouTube, (Oct 17th, 2023). [Online Video]. Available: https:\/\/youtu.be\/Hg3O4Ti92gk?si=XvDMA3nwgZE8HK1I. Accessed 27th Dec 2023"},{"key":"6169_CR13","doi-asserted-by":"crossref","unstructured":"Zhang W, Zhang Y, Zhao K (2021) Design and Verification of Three-stage Pipeline CPU Based on RISC-V Architecture. Proceedings of 2021 5th Asian Conference on Artificial Intelligence Technology, ACAIT 697\u2013703","DOI":"10.1109\/ACAIT53529.2021.9731161"},{"key":"6169_CR14","unstructured":"Opiah A (2024) What is RISC-V and why is it important? Article in edgeIR.com Industry review [Online]. Available: https:\/\/www.edgeir.com\/what-is-risc-v-and-whyis-it-important-20240109. Accessed 1 Nov 2023"},{"key":"6169_CR15","doi-asserted-by":"publisher","unstructured":"Akram A, Sawalha L (2019) A study of performance and power consumption differences among different ISAs 22nd euromicro conference on digital system design (DSD), Kallithea, Greece, pp 628-632. https:\/\/doi.org\/10.1109\/DSD.2019.00098","DOI":"10.1109\/DSD.2019.00098"},{"key":"6169_CR16","unstructured":"x86, ARM and RISC-V, how to choose the optimal architecture for your AI applications? [Online]. Available: https:\/\/www.dfrobot.com\/blog-13494.html. Accessed 12\u00a0Dec 2023"},{"key":"6169_CR17","unstructured":"RISC-V verification: the 5 levels of simulation-based processor hardware DV. [Online]. Available: https:\/\/semiengineering.com\/risc-v-verification-the-5-levels-of-simulation-based-processor-hardware-dv\/.\u00a0Accessed 13\u00a0Dec 2023"},{"key":"6169_CR18","doi-asserted-by":"publisher","unstructured":"Anders J, Andreu P, Becker B, Becker S, Cantoro R, Deligiannis NI, Elhamawy N, Faller T, Hernandez C, Mentens N, Rizi MN, Polian I, Sajadi A, Sauer M, Schwachhofer D, Reorda MS, Stefanov T, Tuzov I, Wagner S, Zidari\u010d N (2023) A survey of recent developments in testability, safety and security of risc-v processors. 2023 IEEE European Test Symposium (ETS), Venezia, Italy. 1-10. https:\/\/doi.org\/10.1109\/ETS56758.2023.10174099","DOI":"10.1109\/ETS56758.2023.10174099"},{"key":"6169_CR19","unstructured":"RISC-V profiles [Online]. Available: https:\/\/github.com\/riscv\/riscv-profiles\/blob\/main\/profiles.adoc#profiles-versus-platforms.\u00a0Accessed 13\u00a0Dec 2023"},{"issue":"2","key":"6169_CR20","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1145\/307988.307989","volume":"4","author":"C Kern","year":"1999","unstructured":"Kern C, Greenstreet MR (1999) Formal verification in hardware design: a survey. ACM Transactions on Design Automation of Electronic Systems 4(2):123\u2013193","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"6169_CR21","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/BF00121125","volume":"1","author":"A Gupta","year":"1992","unstructured":"Gupta A (1992) Formal hardware verification methods: a survey. Form Method Syst Des 1:151\u2013238. https:\/\/doi.org\/10.1007\/BF00121125","journal-title":"Form Method Syst Des"},{"key":"6169_CR22","doi-asserted-by":"publisher","unstructured":"Oleksiak A, Cie\u015blak S, Marcinek K, Pleskacz WA (2019) Design and verification environment for RISC-V Processor Cores. 2019 MIXDES - 26th International Conference \u201cMixed Design of Integrated Circuits and Systems,\u201d Rzeszow, Poland, 206\u2013209. https:\/\/doi.org\/10.23919\/MIXDES.2019.8787108","DOI":"10.23919\/MIXDES.2019.8787108"},{"key":"6169_CR23","unstructured":"Sivakumar PR (n.d.) System verilog testbench \/ verification environment architecture. [Online]. Available: https:\/\/www.maven-silicon.com\/blog\/systemverilog-testbench-verification-environment-architecture\/.\u00a0Accessed 14\u00a0Dec 2023"},{"key":"6169_CR24","unstructured":"Wolf C (n.d.) RISC-V formal verification framework. [Online]. Available: https:\/\/github.com\/cliffordwolf\/riscv-formal.\u00a0Accessed 15\u00a0Dec 2023"},{"issue":"1","key":"6169_CR25","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/12.656068","volume":"47","author":"D Moundanos","year":"1998","unstructured":"Moundanos D, Abraham JA, Hoskote YV (1998) Abstraction techniques for validation coverage analysis and test generation. IEEE Trans Comput 47(1):2\u201314. https:\/\/doi.org\/10.1109\/12.656068","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"6169_CR26","doi-asserted-by":"publisher","first-page":"581","DOI":"10.1145\/296333.296347","volume":"3","author":"D Van Campenhout","year":"1998","unstructured":"Van Campenhout D, Al-Asaad H, Hayes JP, Mudge T, Brown R (1998) High-level design verification of microprocessors via error modeling. ACM Trans Design Automation Electron Syst 3(4):581\u2013599. https:\/\/doi.org\/10.1145\/296333.296347","journal-title":"ACM Trans Design Automation Electron Syst"},{"key":"6169_CR27","unstructured":"RISC-V International (n.d.) Tutorial Getting Started with RISC V Verification. youtube, Mar 17th , 2021. [Online Video]. Available: https:\/\/youtu.be\/G2IE7DM-tjE?si=0CkuTnpdqZpugph6. Accessed 21st Nov 2023"},{"key":"6169_CR28","unstructured":"DVCon (2022) Tutorial- 5 levels of RISC-V processor verification with imperas, synopsys, youtube, 6th Nov 2024. [Online Video]. Available: https:\/\/www.youtube.com\/watch?v=o_DQvH9jIJU. Accessed 10 Nov 2023"},{"key":"6169_CR29","doi-asserted-by":"publisher","unstructured":"IEEE Standard for Universal Verification Methodology Language Reference Manual, in IEEE Std 1800.2\u20132020 (Revision of IEEE Std 1800.2\u20132017) , vol., no., pp.1\u2013458, Sept. 14th, 2020, https:\/\/doi.org\/10.1109\/IEEESTD.2020.9195920.","DOI":"10.1109\/IEEESTD.2020.9195920"},{"key":"6169_CR30","unstructured":"A complete, fully functional, configurable RISC-V simulator. [Online]. Available: https:\/\/github.com\/riscv-ovpsim.\u00a0Accessed 16\u00a0Dec 2023"},{"key":"6169_CR31","unstructured":"Imperas RISC-V riscvOVPsim reference simulator and architectural validation tests, [Online]. Available: https:\/\/github.com\/riscv-ovpsim\/imperas-riscv-tests.\u00a0Accessed 16\u00a0Dec 2023"},{"key":"6169_CR32","unstructured":"RISCV- torture tests pre 2018. [Online]. Available: https:\/\/github.com\/ucb-bar\/riscv-torture.\u00a0Accessed 16\u00a0Dec 2023"},{"key":"6169_CR33","unstructured":"Automated assembly program generator [Online]. Available: https:\/\/gitlab.com\/shaktiproject\/tools\/aapg.\u00a0Accessed 17 Dec 2023"},{"key":"6169_CR34","unstructured":"riscvOVPsimPlus, a complete, fully functional, configurable RISC-V simulator. [Online]. Available: https:\/\/github.com\/riscv-admin\/riscv-ovpsim.\u00a0Accessed 16\u00a0Dec 2023"},{"key":"6169_CR35","unstructured":"Open Virtual Platforms - the source of FAst processor models & platforms. [Online]. Available: https:\/\/www.ovpworld.org\/riscvOVPsimPlus\/.\u00a0Accessed 17 Dec 2023"},{"key":"6169_CR36","unstructured":"COREV-DV a library of extensions to the Google riscv-dv instruction stream generator [Online]. Available: https:\/\/github.com\/openhwgroup\/core-v-verif\/blob\/master\/docs\/VerifStrat\/source\/corev_dv.rst.\u00a0Accessed 20\u00a0Dec 2023"},{"key":"6169_CR37","unstructured":"Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V verification. Design and Reuse. [Online]. Available: https:\/\/www.design-reuse.com\/news\/53178\/imperas-risc-v-verification.html.\u00a0Accessed 16\u00a0Dec 2023"},{"key":"6169_CR38","unstructured":"riscvISACOV, systemVerilog functional coverage for RISC-V ISA. [Online]. Available: https:\/\/github.com\/riscv-verification\/riscvISACOV.\u00a0Accessed 20 Dec 2023"},{"key":"6169_CR39","unstructured":"Riscv-V verification interface (RVVI) [Online]. Available: https:\/\/github.com\/riscv-verification\/RVVI.\u00a0Accessed 20\u00a0Dec 2023"},{"key":"6169_CR40","unstructured":"RVVI-Trace RISC-V verification interface, [Online]. Available: https:\/\/github.com\/riscv-verification\/RVVI\/tree\/main\/RVVI-TRACE.\u00a0Accessed 20\u00a0Dec 2023"},{"key":"6169_CR41","unstructured":"RVVI-API RISC-V verification interface, [Online]. Available: https:\/\/github.com\/riscv-verification\/RVVI\/blob\/main\/RVVI-API\/README.md.\u00a0Accessed 20\u00a0Dec 2023"},{"key":"6169_CR42","unstructured":"The virtual verification peripherals used in the test bench - RVVI-VVP [Online]. Available: https:\/\/github.com\/riscv-verification\/RVVI\/blob\/main\/RVVI-VVP\/README.md.\u00a0Accessed 22\u00a0Dec 2023"},{"key":"6169_CR43","doi-asserted-by":"publisher","first-page":"621","DOI":"10.1007\/s10836-013-5411-y","volume":"29","author":"S Ray","year":"2013","unstructured":"Ray S, Bhadra J, Abadir MS, Wang LC (2013) Guest editorial: test and verification challenges for future microprocessors and SoC designs. J Electron Test 29:621\u2013623. https:\/\/doi.org\/10.1007\/s10836-013-5411-y","journal-title":"J Electron Test"},{"key":"6169_CR44","doi-asserted-by":"publisher","first-page":"51394","DOI":"10.1109\/ACCESS.2022.3174125.22","volume":"10","author":"BW Mezger","year":"2022","unstructured":"Mezger BW, Santos DA, Dilillo L, Zeferino CA, Melo DR (2022) A survey of the RISC-V architecture software support. IEEE Access 10:51394\u201351411. https:\/\/doi.org\/10.1109\/ACCESS.2022.3174125.22","journal-title":"IEEE Access"},{"key":"6169_CR45","unstructured":"\u201cWriting a RISC-V emulator in rust.\u201d Available online: https:\/\/book.rvemu.app\/hardware-components\/03-csrs.html. Accessed 27\u00a0Dec 2023"},{"key":"6169_CR46","doi-asserted-by":"publisher","unstructured":"Molina-Robles R, Solera-Bolanos E, Garc\u00eda-Ram\u00edrez R, Chac\u00f3n-Rodr\u00edguez A, Arnaud A, Rimolo-Donadio R (2020) A compact functional verification flow for a RISC-V 32I based core. 2020 IEEE 3rd Conference on PhD Research in Microelectronics and Electronics in Latin America (PRIME-LA). San Jose, Costa Rica. 1- 4. https:\/\/doi.org\/10.1109\/PRIME-LA47693.2020.9062717","DOI":"10.1109\/PRIME-LA47693.2020.9062717"},{"key":"6169_CR47","unstructured":"SPI summary. RISC-V-Linux, from Western digital corporation, [Online]. Available: https:\/\/github.com\/westerndigitalcorporation\/RISC-V-Linux\/blob\/master\/linux\/Documentation\/spi\/spi-summary.\u00a0Accessed 29 Dec 2023"},{"key":"6169_CR48","doi-asserted-by":"publisher","unstructured":"Sethulekshmi R, Jazir, Rahiman RA, Karthik R, Abdulla MS, Swathy SS (2016) Verification of a RISC processor IP Core using SystemVerilog. IEEE WiSPNET 2016, International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India. 1490\u20131493. https:\/\/doi.org\/10.1109\/WiSPNET.2016.7566385","DOI":"10.1109\/WiSPNET.2016.7566385"},{"key":"6169_CR49","doi-asserted-by":"publisher","unstructured":"Pandiaraj K, Kumar CP, Attar M, Naidu S, Hajipeera D (2023) Five Stage Pipelined MIPS Processor Verification Coverage Module Using UVM. 2023 9th International Conference on Advanced Computing and Communication Systems (ICACCS), Coimbatore, India. 1482\u20131485. https:\/\/doi.org\/10.1109\/ICACCS57279.2023.10112791","DOI":"10.1109\/ICACCS57279.2023.10112791"},{"key":"6169_CR50","doi-asserted-by":"publisher","unstructured":"Korsman A, Hirvonen V, Simola O, Tarkka A, Kosunen M, Ryyn\u00e4nen J (2023) End-to-End Multi-Target Verification Environment for a RISC-V Microprocessor. 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Funchal, Portugal. 1\u20134. https:\/\/doi.org\/10.1109\/SMACD58065.2023.10192249","DOI":"10.1109\/SMACD58065.2023.10192249"},{"key":"6169_CR51","doi-asserted-by":"publisher","unstructured":"Abella J, Bulla C, Cabo G, Cazorla FJ, Cristal A, Doblas M (2020) An Academic RISC-V Silicon Implementation Based on Open-Source Components. 2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS), Segovia, Spain. 1\u20136. https:\/\/doi.org\/10.1109\/DCIS51330.2020.9268664","DOI":"10.1109\/DCIS51330.2020.9268664"},{"key":"6169_CR52","doi-asserted-by":"publisher","unstructured":"Meng Z, Zhang Y, Zhou J, Guo Z (2022) Design of 64-Bit High-Performance Embedded Processor Supporting RISC-V B-Extension. 2022 IEEE 16th International Conference on Anti-counterfeiting, Security, and Identification (ASID), Xiamen, China. 28\u201332. https:\/\/doi.org\/10.1109\/ASID56930.2022.9995771","DOI":"10.1109\/ASID56930.2022.9995771"},{"key":"6169_CR53","doi-asserted-by":"publisher","unstructured":"Herdt V, Gro\u00dfe D, Jentzsch E, Drechsler R (2020) Efficient cross-level testing for processor verification: a RISC- V Case-Study. 2020 Forum for Specification and Design Languages (FDL), Kiel, Germany. 1-7. https:\/\/doi.org\/10.1109\/FDL50818.2020.9232941","DOI":"10.1109\/FDL50818.2020.9232941"},{"key":"6169_CR54","doi-asserted-by":"publisher","unstructured":"Qiu J, Ye F, Zhou H (2021) Automatic Verification Platform Based on RISC-V Architecture Microprocessor. 2021 International Conference on Networking Systems of AI (INSAI), Shanghai, China 157\u2013160, https:\/\/doi.org\/10.1109\/INSAI54028.2021.00037","DOI":"10.1109\/INSAI54028.2021.00037"},{"key":"6169_CR55","doi-asserted-by":"publisher","unstructured":"Weingarten L, Datta K, Kole A, Drechsler R (2024) Complete and Efficient Verification for a RISC-V Processor Using Formal Verification. 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), Valencia, Spain, 1\u20136. https:\/\/doi.org\/10.23919\/DATE58400.2024.10546693","DOI":"10.23919\/DATE58400.2024.10546693"},{"key":"6169_CR56","doi-asserted-by":"publisher","unstructured":"Gao D, Melham T (2021) End-to-End Formal Verification of a RISC-V Processor Extended with Capability Pointers. 2021 Formal Methods in Computer Aided Design (FMCAD), New Haven, CT, USA 24\u201333. https:\/\/doi.org\/10.34727\/2021\/isbn.978-3-85448-046-4_10","DOI":"10.34727\/2021\/isbn.978-3-85448-046-4_10"},{"key":"6169_CR57","doi-asserted-by":"publisher","unstructured":"Mathure N, Srinivasan SK, Ponugoti KK, Malik A, Quanbeck S (2020) A Formal Verification Approach for Detecting Opcode Trojans. 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, UK, 1\u20134. https:\/\/doi.org\/10.1109\/ICECS49266.2020.9294803","DOI":"10.1109\/ICECS49266.2020.9294803"},{"key":"6169_CR58","unstructured":"VAMP, research project, by institute for computer architecture and parallel computing. University of Saarland, Deutsch, [Online]. Available: https:\/\/www-wjp.cs.uni-saarland.de\/forschung\/projekte\/VAMP\/index.php?lang=en.\u00a0Accessed 7 Jan 2024"},{"key":"6169_CR59","unstructured":"PVS, a mechanized environment for formal specification and verification, [Online]. Available: https:\/\/pvs.csl.sri.com\/.\u00a0Accessed 7 Jan 2024"},{"key":"6169_CR60","doi-asserted-by":"publisher","unstructured":"Ayewah N, Kikkeri N, Seidel PM, Beyer S (2005) Challenges in the formal verification of complete state-of-the-art processors. 2005 International Conference on Computer Design, San Jose, CA, USA, 2005, pp 603\u2013606. https:\/\/doi.org\/10.1109\/ICCD.2005.37","DOI":"10.1109\/ICCD.2005.37"},{"key":"6169_CR61","doi-asserted-by":"publisher","unstructured":"Weingarten L, Mahzoon A, Goli M, Drechsler R (2023) Polynomial formal verification of a processor: a RISC-V Case Study. 2023 24th International Symposium on Quality Electronic Design (ISQED), San Francisco, CA, USA, 1-7. https:\/\/doi.org\/10.1109\/ISQED57927.2023.10129397","DOI":"10.1109\/ISQED57927.2023.10129397"},{"key":"6169_CR62","doi-asserted-by":"publisher","unstructured":"Chuah CS, Appold C, Leinmueller T (2023) Formal Verification of Security Properties on RISC-V Processors. 2023 21st ACM-IEEE International Symposium on Formal Methods and Models for System Design (MEMOCODE), Hamburg, Germany, 159-168. https:\/\/doi.org\/10.1145\/3610579.3611085","DOI":"10.1145\/3610579.3611085"},{"key":"6169_CR63","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1007\/s10836-013-5406-8","volume":"29","author":"Y Gao","year":"2013","unstructured":"Gao Y, Li X (2013) A Semantics-based Translation Method for Automated Verification of SystemC TLM Designs. J Electron Test 29:685\u2013695. https:\/\/doi.org\/10.1007\/s10836-013-5406-8","journal-title":"J Electron Test"},{"key":"6169_CR64","doi-asserted-by":"publisher","first-page":"669","DOI":"10.1007\/s10836-013-5403-y","volume":"29","author":"L Liu","year":"2013","unstructured":"Liu L, Vasudevan S (2013) Automatic Generation of System Level Assertions from Transaction Level Models. J Electron Test 29:669\u2013684. https:\/\/doi.org\/10.1007\/s10836-013-5403-y","journal-title":"J Electron Test"},{"key":"6169_CR65","doi-asserted-by":"publisher","unstructured":"Duran C, Morales H, Rojas C, Ruospo A, Sanchez E, Roa E (2020) Simulation and formal: the best of both domains for instruction set verification of RISC-V Based Processors. 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 1-4. https:\/\/doi.org\/10.1109\/ISCAS45731.2020.9180589","DOI":"10.1109\/ISCAS45731.2020.9180589"},{"key":"6169_CR66","unstructured":"Wolf C (n.d.) Yosys open SYnthesis suite. [Online]. Available: http:\/\/www.clifford.at\/yosys\/.\u00a0Accessed 15 Jan 2024"},{"key":"6169_CR67","doi-asserted-by":"publisher","unstructured":"Rojas C, Morales H, Roa E (2021) A Low-Cost Bug Hunting Verification Methodology for RISC-V-Based Processors. 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 1-5. https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401510","DOI":"10.1109\/ISCAS51556.2021.9401510"},{"key":"6169_CR68","doi-asserted-by":"publisher","unstructured":"Tovar B, Yee C, Ng R, Al-Asaad H, Patil S (2025) Survey of RISC-V pipelines and testers. 2025 IEEE 15th Annual Computing and Communication Workshop and Conference (CCWC), Las Vegas, NV, USA, 00885-00895. https:\/\/doi.org\/10.1109\/CCWC62904.2025.10903846","DOI":"10.1109\/CCWC62904.2025.10903846"},{"key":"6169_CR69","unstructured":"Chen T, Patterson DA (n.d.) RISC-V genealogy. Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB\/EECS-2016\u20136, [Online]. Available: http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-6.html. Accessed 24 Jan 2016"},{"key":"6169_CR70","unstructured":"RISC-V International (2021) \u201cDemo: brief introduction to the 5 levels of RISC-V processor verification- Kevin McDermott, Imperas\u201d Youtube. [Online Video]. Available: https:\/\/youtu.be\/Nh9Ksftb1t4?si=_e0GX4HU8xTfrVuB. Accessed 5 Jan 2024"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06169-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-025-06169-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06169-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T01:59:07Z","timestamp":1750816747000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-025-06169-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":70,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["6169"],"URL":"https:\/\/doi.org\/10.1007\/s10836-025-06169-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]},"assertion":[{"value":"19 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 April 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 May 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"All authors certify that they have no affiliations with or involvement in any organization or entity with any financial interest or non-financial interest in the subject matter or materials discussed in this manuscript.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}},{"value":"The authors have no relevant financial or non-financial interests to disclose.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Financial interest"}}]}}