{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T02:40:01Z","timestamp":1750819201421,"version":"3.41.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1007\/s10836-025-06171-9","type":"journal-article","created":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T07:39:49Z","timestamp":1745653189000},"page":"139-146","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Logic Locking Based Configurable Obfuscation Cell for Enhanced IC Security"],"prefix":"10.1007","volume":"41","author":[{"given":"K. N.","family":"Baluprithviraj","sequence":"first","affiliation":[]},{"given":"S.","family":"Vijayachitra","sequence":"additional","affiliation":[]},{"given":"N.","family":"Mahesh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,4,26]]},"reference":[{"key":"6171_CR1","doi-asserted-by":"crossref","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R (2012) Security analysis of logic obfuscation. In Proc. of the 49th Annual Design Automation Conference, pp. 83\u201389. ACM","DOI":"10.1145\/2228360.2228377"},{"issue":"2","key":"6171_CR2","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Zhang H, Zhang C, Rose GS, Pino Y, Sinanoglu O, Karri R (2015) Fault analysis-based logic encryption. Computers IEEE Trans on 64(2):410\u2013424","journal-title":"Computers IEEE Trans on"},{"issue":"6","key":"6171_CR3","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TCAD.2015.2404876","volume":"34","author":"SM Plaza","year":"2015","unstructured":"Plaza SM, Markov IL (2015) Solving the third-shift problem in IC piracy with test-aware logic locking. Computer-Aided Des Integr Circuits Syst IEEE Trans on 34(6):961\u2013971","journal-title":"Computer-Aided Des Integr Circuits Syst IEEE Trans on"},{"key":"6171_CR4","doi-asserted-by":"crossref","unstructured":"Torrance R, James D (2011) The state-of-the-art in semiconductor reverse engineering, in Proc. 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 333\u2013338","DOI":"10.1145\/2024724.2024805"},{"issue":"6","key":"6171_CR5","doi-asserted-by":"publisher","first-page":"1137","DOI":"10.1109\/TIFS.2015.2400413","volume":"10","author":"J Zhang","year":"2015","unstructured":"Zhang J, Lin Y, Lyu Y, Qu G (2015) A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing. IEEE Trans Inf Forensics Secur 10(6):1137\u20131150","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"6171_CR6","doi-asserted-by":"crossref","unstructured":"Koushanfar F, Qu G (2001) Hardware metering, in Proc. 38th Annual Design Automation Conference, pp. 490\u2013493","DOI":"10.1145\/378239.378568"},{"issue":"1","key":"6171_CR7","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/TIFS.2011.2163307","volume":"7","author":"F Koushanfar","year":"2012","unstructured":"Koushanfar F (2012) Provably secure active IC metering techniques for piracy avoidance and digital rights management. IEEE Trans Inf Forensics Secur 7(1):51\u201363","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"6171_CR8","doi-asserted-by":"crossref","unstructured":"Yang Xie (2017); Ankur Srivastava, Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction, 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","DOI":"10.1145\/3061639.3062226"},{"issue":"5","key":"6171_CR9","doi-asserted-by":"publisher","first-page":"819","DOI":"10.1109\/TVLSI.2014.2323976","volume":"23","author":"Y Lao","year":"2015","unstructured":"Lao Y, Parhi KK (2015) Obfuscating DSP circuits via high-level transformations. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(5):819\u2013830","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"10","key":"6171_CR10","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty RS, Bhunia S (2009) An obfuscation based SoC design methodology for hardware protection. IEEE Trans Comput Aided Des Integr Circuits Syst 28(10):1493\u20131502","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6171_CR11","doi-asserted-by":"crossref","unstructured":"Baluprithviraj Krishnaswamy Natarajan and Vijayachitra, Senniappan, Logic obfuscation technique using configurable gate diffusion input for improved hardware security, IEICE Electronics Express, vol. 15, no.19, pp. 1\u201310, Zhang J (2018) A practical logic obfuscation technique for hardware security, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, pp. 1193\u20131197, 2016","DOI":"10.1109\/TVLSI.2015.2437996"},{"key":"6171_CR12","doi-asserted-by":"crossref","unstructured":"Jarrod A, Roy (2010) Farinaz Koushanfar and Igor L.Markov, Ending Piracy of Integrated Circuits, IEEE Computer Society, pp. 30\u201338","DOI":"10.1109\/MC.2010.284"},{"key":"6171_CR13","doi-asserted-by":"crossref","unstructured":"Baumgarten A (2010) Akhilesh Tyagi and Joseph Zambreno, preventing IC piracy using reconfigurable logic Barrires. IEEE Design & Test of Computers, pp 66\u201375","DOI":"10.1109\/MDT.2010.24"},{"issue":"02","key":"6171_CR14","first-page":"1044","volume":"9","author":"KN Baluprithviraj","year":"2020","unstructured":"Baluprithviraj KN, Vijayachitra S (2020) Optimization of obfuscation technique for hardware security. Int J Sci Technol Res 9(02):1044\u20131048","journal-title":"Int J Sci Technol Res"},{"key":"6171_CR15","doi-asserted-by":"publisher","first-page":"1193","DOI":"10.1109\/TVLSI.2015.2437996","volume":"24","author":"J Zhang","year":"2016","unstructured":"Zhang J (2016) A practical logic obfuscation technique for hardware security. IEEE Trans Very Large Scale Integr VLSI Syst 24:1193\u20131197","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"1","key":"6171_CR16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCAD.2018.2801242","volume":"38","author":"H Yasin","year":"2019","unstructured":"Yasin H, Sinanoglu O (2019) SAT-based attacks on obfuscated circuits: A survey. IEEE Trans Computer-Aided Des Integr Circuits Syst Vol 38(1):1\u201318","journal-title":"IEEE Trans Computer-Aided Des Integr Circuits Syst Vol"},{"key":"6171_CR17","doi-asserted-by":"crossref","unstructured":"Mellor J, Shelton A, Yue M, Tehranipoor F (2021) Attacks on logic locking obfuscation techniques. In Proc. of the 2021 IEEE International Conference on Consumer Electronics (ICCE), Las Vegas, NV, USA, vol.10, no.12 pp. 142\u2013149","DOI":"10.1109\/ICCE50685.2021.9427730"},{"issue":"2","key":"6171_CR18","first-page":"262","volume":"11","author":"P Rajesh","year":"2024","unstructured":"Rajesh P, Sai SC, Pranathi VSS, Sree UK, Reddy TA, Kushal AR (2024) Implementation of Logic-Locking technique based on probability using back end tool. Int J Sci Res Sci Technol 11(2):262\u2013272","journal-title":"Int J Sci Res Sci Technol"},{"key":"#cr-split#-6171_CR19.1","unstructured":"Ashika SV, Sivamangai NM (2023) R Naveenkumar"},{"key":"#cr-split#-6171_CR19.2","doi-asserted-by":"crossref","unstructured":"Napolean A,Importance of Logic Locking Attacks in Hardware Security, 2023 International Conference on Intelligent Data Communication Technologies and Internet of Things (IDCIoT), pp. 156-160","DOI":"10.1109\/IDCIoT56793.2023.10052782"},{"key":"6171_CR20","doi-asserted-by":"crossref","unstructured":"Naveenkumar R, Sivamangai NM, Napolean A, Puviarasu A, Saranya G (2022) Preventive Measure of SAT Attack by Integrating Anti-SAT on Locked Circuit for Improving Hardware Security, 2022 7th International Conference on Communication and Electronics Systems (ICCES)","DOI":"10.1109\/ICCES54183.2022.9835923"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06171-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-025-06171-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06171-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T01:58:44Z","timestamp":1750816724000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-025-06171-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["6171"],"URL":"https:\/\/doi.org\/10.1007\/s10836-025-06171-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2025,4]]},"assertion":[{"value":"13 June 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 April 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 April 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"This article does not contain any studies with human participants performed by any of the authors.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"The authors have no conflicts of interest to declare that are relevant to the content of this article.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}