{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:13:01Z","timestamp":1775837581392,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1007\/s10836-025-06180-8","type":"journal-article","created":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T03:21:08Z","timestamp":1748834468000},"page":"373-386","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Custom-Adaptive Kernel Strategies for Gaussian Process Regression\u00a0in Wafer-Level Modeling and FPGA Delay Analysis"],"prefix":"10.1007","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6550-5753","authenticated-orcid":false,"given":"Riaz-ul-haque","family":"Mian","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8109-6929","authenticated-orcid":false,"given":"Foisal","family":"Ahmed","sequence":"additional","affiliation":[]},{"given":"Yoshito","family":"Hagihara","sequence":"additional","affiliation":[]},{"given":"Souma","family":"Yamane","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,6,2]]},"reference":[{"key":"6180_CR1","doi-asserted-by":"crossref","unstructured":"Ahmadi A, Huang K, Natarajan S, Carulli JM, Makris Y (2014) Spatio-temporal wafer-level correlation modeling with progressive sampling: A pathway to hvm yield estimation. In: 2014 International Test Conference, pp 1\u201310","DOI":"10.1109\/TEST.2014.7035325"},{"key":"6180_CR2","doi-asserted-by":"crossref","unstructured":"Ahmed F, Shintani M, Inoue M (2019) Feature engineering for recycled FPGA detection based on wid variation modeling. In: 2019 IEEE European Test Symposium (ETS), pp 1\u20132. IEEE","DOI":"10.1109\/ETS.2019.8791542"},{"key":"6180_CR3","doi-asserted-by":"crossref","unstructured":"Ahmed F, Shintani M, Inoue M (2019) Low cost recycled FPGA detection using virtual probe technique. In: 2019 IEEE International Test Conference in Asia (ITC-Asia), pp 103\u2013108","DOI":"10.1109\/ITC-Asia.2019.00031"},{"issue":"8","key":"6180_CR4","doi-asserted-by":"publisher","first-page":"1626","DOI":"10.1109\/TCAD.2020.3023684","volume":"40","author":"F Ahmed","year":"2021","unstructured":"Ahmed F, Shintani M, Inoue M (2021) Accurate recycled FPGA detection using an exhaustive-fingerprinting technique assisted by wid process variation modeling. IEEE Trans Comput Aided Des Integr Circuits Syst 40(8):1626\u20131639","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6180_CR5","unstructured":"Bahukudumbi S, Chakrabarty K (2010) Wafer-level testing and test during burn-in for integrated circuits. Artech House"},{"issue":"9","key":"6180_CR6","doi-asserted-by":"publisher","first-page":"1336","DOI":"10.3390\/electronics11091336","volume":"11","author":"A Bu","year":"2022","unstructured":"Bu A, Wang R, Jia S, Li J (2022) Gpr-based framework for statistical analysis of gate delay under nbti and process variation effects. Electronics 11(9):1336","journal-title":"Electronics"},{"issue":"2","key":"6180_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MSP.2007.914731","volume":"25","author":"EJ Candes","year":"2008","unstructured":"Candes EJ, Wakin MB (2008) An introduction to compressive sampling. IEEE Signal Process Mag 25(2):21\u201330","journal-title":"IEEE Signal Process Mag"},{"key":"6180_CR8","doi-asserted-by":"crossref","unstructured":"Chang C, Chang HM, Chiang K (2022) Study on gaussian process regression to predict reliability life of wafer level packaging with cluster analysis. In: 2022 17th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), pp 1\u20134","DOI":"10.1109\/IMPACT56280.2022.9966714"},{"key":"6180_CR9","doi-asserted-by":"crossref","unstructured":"Chang C, Zeng T (2023) A hybrid data-driven-physics-constrained gaussian process regression framework with deep kernel for uncertainty quantification. J Comput Phys 486:112,129","DOI":"10.1016\/j.jcp.2023.112129"},{"issue":"1","key":"6180_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1111\/j.2517-6161.1977.tb01600.x","volume":"39","author":"AP Dempster","year":"1977","unstructured":"Dempster AP, Laird NM, Rubin DB (1977) Maximum likelihood from incomplete data via the EM algorithm. J Royal Stat Soc. Series B (Methodological) 39(1):1\u201338","journal-title":"J Royal Stat Soc. Series B (Methodological)"},{"key":"6180_CR11","unstructured":"Duvenaud DK, Lloyd JR, Grosse R, Tenenbaum JB, Ghahramani Z (2013) Structure discovery in nonparametric regression through compositional kernel search. In: International Conference on Machine Learning, pp 1166\u20131174. PMLR"},{"issue":"2","key":"6180_CR12","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/6040.846634","volume":"23","author":"P Garrou","year":"2000","unstructured":"Garrou P (2000) Wafer level chip scale packaging (wl-csp): An overview. IEEE Trans Adv Packag 23(2):198\u2013205","journal-title":"IEEE Trans Adv Packag"},{"key":"6180_CR13","doi-asserted-by":"crossref","unstructured":"Gotkhindikar KR, Daasch WR, Butler KM, Carulli J, Nahar A (2011) Die-level adaptive test: Real-time test reordering and elimination. In: 2011 IEEE International Test Conference, pp 1\u201310. IEEE","DOI":"10.1109\/TEST.2011.6139173"},{"key":"6180_CR14","unstructured":"GPy: GPy: A Gaussian process framework in python (since 2012). http:\/\/github.com\/SheffieldML\/GPy"},{"key":"6180_CR15","doi-asserted-by":"crossref","unstructured":"Kupp N, Huang K, Carulli Jr JM, Makris Y (2012) Spatial correlation modeling for probe test cost reduction in RF devices. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, pp 23\u201329","DOI":"10.1145\/2429384.2429390"},{"key":"6180_CR16","doi-asserted-by":"crossref","unstructured":"Kupp N, Huang K, Carulli\u00a0Jr JM, Makris Y (2012) Spatial correlation modeling for probe test cost reduction in rf devices. In: Proceedings of the International Conference on Computer-Aided Design, pp 23\u201329","DOI":"10.1145\/2429384.2429390"},{"key":"6180_CR17","doi-asserted-by":"crossref","unstructured":"Li X, Rutenbar RR, Blanton RD (2009) Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits. In: Proceedings of the 2009 International Conference on Computer-Aided Design, pp 433\u2013440","DOI":"10.1145\/1687399.1687481"},{"key":"6180_CR18","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Singh A, Glotter D, Esposito M, Carulli JM, Nahar A, Butler KM, Appello D, Portelli C (2010) Adapting to adaptive testing. In: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp 556\u2013561. IEEE","DOI":"10.1109\/DATE.2010.5457143"},{"key":"6180_CR19","doi-asserted-by":"crossref","unstructured":"Nery AS, Sena AC, Guedes LS (2017) Efficient pathfinding co-processors for FPGAs. In: 2017 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW), pp 97\u2013102","DOI":"10.1109\/SBAC-PADW.2017.25"},{"issue":"3","key":"6180_CR20","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1109\/TSM.2010.2051752","volume":"23","author":"S Reda","year":"2010","unstructured":"Reda S, Nassif SR (2010) Accurate spatial estimation and decomposition techniques for variability characterization. IEEE Trans Semicond Manuf 23(3):345\u2013357","journal-title":"IEEE Trans Semicond Manuf"},{"key":"6180_CR21","doi-asserted-by":"crossref","unstructured":"Riaz-ul-haque M, Michihiro S, Inoue M (2021) Hardware\u2013software co-design for decimal multiplication. Computers 10(2)","DOI":"10.3390\/computers10020017"},{"key":"6180_CR22","first-page":"1139","volume":"8","author":"M Riaz-ul-haque","year":"2023","unstructured":"Riaz-ul-haque M, Nakamura T, Kajiyama M, Eiki M, Shintani M (2023) Efficient wafer-level spatial variation modeling for multi-site rf ic testing. IEICE Trans Fundament Electron Commun Comput Sci 8:1139\u20131150","journal-title":"IEICE Trans Fundament Electron Commun Comput Sci"},{"key":"6180_CR23","doi-asserted-by":"crossref","unstructured":"Riaz-ul-haque M, Shintani M, Inoue M (2018) Decimal multiplication using combination of software and hardware. In: Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, pp 239\u2013242","DOI":"10.1109\/APCCAS.2018.8605711"},{"key":"6180_CR24","doi-asserted-by":"crossref","unstructured":"Riaz-ul-haque M, Shintani M, Inoue M (2019) Cycle-accurate evaluation of software-hardware co-design of decimal computation in RISC-V ecosystem. In: IEEE International System on Chip Conference, pp 412\u2013417","DOI":"10.1109\/SOCC46988.2019.1570559752"},{"key":"6180_CR25","doi-asserted-by":"crossref","unstructured":"Shintani M, Inoue M, Nakamura Y (2018) Artificial neural network based test escape screening using generative model. In: Proceedings of IEEE International Test Conference, p 9.2","DOI":"10.1109\/TEST.2018.8624821"},{"key":"6180_CR26","doi-asserted-by":"crossref","unstructured":"Shintani M, Mian R, Inoue M, Nakamura T, Kajiyama M, Eiki M (2021) Wafer-level variation modeling for multi-site rf ic testing via hierarchical gaussian process. In: 2021 IEEE International Test Conference (ITC), pp 103\u2013112","DOI":"10.1109\/ITC50571.2021.00018"},{"issue":"7","key":"6180_CR27","doi-asserted-by":"publisher","first-page":"1056","DOI":"10.1109\/TCAD.2014.2305835","volume":"33","author":"M Shintani","year":"2014","unstructured":"Shintani M, Uezono T, Takahashi T, Hatayama K, Aikyo T, Masu K, Sato T (2014) A variability-aware adaptive test flow for test quality improvement. IEEE Trans Comput Aided Des Integr Circuits Syst 33(7):1056\u20131066","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6180_CR28","doi-asserted-by":"crossref","unstructured":"Stratigopoulos HG (2018) Machine learning applications in IC testing. In: Proceedings of IEEE European Test Symposium","DOI":"10.1109\/ETS.2018.8400701"},{"key":"6180_CR29","doi-asserted-by":"crossref","unstructured":"Suwandi RC, Lin Z, Sun Y, Wang Z, Cheng L, Yin F (2022) Gaussian process regression with grid spectral mixture kernel: Distributed learning for multidimensional data. In: 2022 25th International Conference on Information Fusion (FUSION), pp 1\u20138","DOI":"10.23919\/FUSION49751.2022.9841347"},{"issue":"4","key":"6180_CR30","doi-asserted-by":"publisher","first-page":"1184","DOI":"10.1109\/TNS.2007.902349","volume":"54","author":"M Violante","year":"2007","unstructured":"Violante M, Sterpone L, Manuzzato A, Gerardin S, Rech P, Bagatin M, Paccagnella A, Andreani C, Gorini G, Pietropaolo A et al (2007) A new hardware\/software platform and a new 1\/e neutron source for soft error studies: Testing FPGAs at the isis facility. IEEE Trans Nucl Sci 54(4):1184\u20131189","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"6180_CR31","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/MCAS.2021.3071609","volume":"21","author":"Z Wan","year":"2021","unstructured":"Wan Z, Yu B, Li TY, Tang J, Zhu Y, Wang Y, Raychowdhury A, Liu S (2021) A survey of fpga-based robotic computing. IEEE Circuits Syst Mag 21(2):48\u201374","journal-title":"IEEE Circuits Syst Mag"},{"issue":"6","key":"6180_CR32","doi-asserted-by":"publisher","first-page":"885","DOI":"10.1109\/TCAD.2016.2621883","volume":"36","author":"LC Wang","year":"2017","unstructured":"Wang LC (2017) Experience of data analytics in EDA and test\u2013principles, promises, and challenges. IEEE Trans Comput Aided Des Integr Circuits Syst 36(6):885\u2013898","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6180_CR33","doi-asserted-by":"crossref","unstructured":"Xanthopoulos C, Huang K, Ahmadi A, Kupp N, Carulli J, Nahar A, Orr B, Pass M, Makris Y (2019) Gaussian Process-Based Wafer-Level Correlation Modeling and Its Applications, pp 119\u2013173. Springer International Publishing, Cham","DOI":"10.1007\/978-3-030-04666-8_5"},{"key":"6180_CR34","doi-asserted-by":"crossref","unstructured":"Yilmaz E, Ozev S, Sinanoglu O, Maxwell P (2012) Adaptive testing: Conquering process variations. In: Proceedings of IEEE European Test Symposium","DOI":"10.1109\/ETS.2012.6233045"},{"key":"6180_CR35","doi-asserted-by":"crossref","unstructured":"Zhang S, Lin F, Hsu CK, Cheng KT, Wang H (2014) Joint virtual probe: Joint exploration of multiple test items\u2019 spatial patterns for efficient silicon characterization and test prediction. In: Proceedings of IEEE Design Automation and Test in Europe","DOI":"10.7873\/DATE.2014.240"},{"issue":"12","key":"6180_CR36","doi-asserted-by":"publisher","first-page":"1814","DOI":"10.1109\/TCAD.2011.2164536","volume":"30","author":"W Zhang","year":"2011","unstructured":"Zhang W, Li X, Liu F, Acar E, Rutenbar RA, Blanton RD (2011) Virtual probe: A statistical framework for low-cost silicon characterization of nanoscale integrated circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 30(12):1814\u20131827","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"6180_CR37","doi-asserted-by":"crossref","unstructured":"Zhang W, Li X, Rutenbar RA (2010) Bayesian virtual probe: Minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference. In: Proceedings of ACM\/EDAC\/IEEE Design Automation Conference, pp 262\u2013267","DOI":"10.1145\/1837274.1837342"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06180-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-025-06180-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06180-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,6]],"date-time":"2025-09-06T16:47:25Z","timestamp":1757177245000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-025-06180-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025,6]]}},"alternative-id":["6180"],"URL":"https:\/\/doi.org\/10.1007\/s10836-025-06180-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]},"assertion":[{"value":"21 January 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 May 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 June 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}]}}