{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T06:22:54Z","timestamp":1766211774499,"version":"3.48.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s10836-025-06197-z","type":"journal-article","created":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T14:49:19Z","timestamp":1757342959000},"page":"791-803","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Defect Model Induced by a Single Dust Particle Contamination in the FinFET Gate Fingers"],"prefix":"10.1007","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-0685-7630","authenticated-orcid":false,"given":"Gustavo","family":"Aguirre","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4440-3800","authenticated-orcid":false,"given":"Victor","family":"Champac","sequence":"additional","affiliation":[]},{"given":"Freddy","family":"Forero","sequence":"additional","affiliation":[]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[]},{"given":"Leonardo","family":"Miceli","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,9,8]]},"reference":[{"issue":"1","key":"6197_CR1","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/TNANO.2011.2169807","volume":"11","author":"AN Bhoj","year":"2012","unstructured":"Bhoj AN, Simsir MO, Jha NK (2012) Fault models for logic circuits in the multigate era. IEEE Trans Nanotechnol 11(1):182\u2013193","journal-title":"IEEE Trans Nanotechnol"},{"key":"6197_CR2","doi-asserted-by":"crossref","unstructured":"Liu Y, Xu Q (2012) On modeling faults in finfet logic circuits. In 2012 IEEE International test conference, pp\u00a01\u20139. IEEE","DOI":"10.1109\/TEST.2012.6401565"},{"key":"6197_CR3","doi-asserted-by":"crossref","unstructured":"Chiang K-Y, Ho Y-H, Chen Y-W, Pan C-S, Li JC-M (2015) Fault simulation and test pattern generation for cross-gate defects in finfet circuits. In 2015 IEEE 24th Asian test symposium (ATS), pp\u00a0181\u2013186. IEEE","DOI":"10.1109\/ATS.2015.38"},{"key":"6197_CR4","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1007\/s10836-017-5674-9","volume":"33","author":"A Karel","year":"2017","unstructured":"Karel A, Comte M, Galliere J-M, Azais F, Renovell M (2017) Resistive bridging defect detection in bulk, fdsoi and finfet technologies. J Electron Test 33:515\u2013527","journal-title":"J Electron Test"},{"key":"6197_CR5","doi-asserted-by":"crossref","unstructured":"Dibaj R, Al-Khalili D, Shams M (2017) Comprehensive investigation of gate oxide short in finfets. In 2017 IEEE 35th VLSI test symposium (VTS), pp\u00a01\u20136","DOI":"10.1109\/VTS.2017.7928960"},{"key":"6197_CR6","doi-asserted-by":"crossref","unstructured":"Harutyunyan G, Tshagharyan G, Vardanian V, Zorian Y (2014) Fault modeling and test algorithm creation strategy for finfet-based memories. In 2014 IEEE 32nd VLSI test symposium (VTS), pp\u00a01\u20136. IEEE","DOI":"10.1109\/VTS.2014.6818747"},{"key":"6197_CR7","doi-asserted-by":"crossref","unstructured":"Tshagharyan G, Harutyunyan G, Shoukourian S, Zorian Y (2015) Overview study on fault modeling and test methodology development for finfet-based memories. In 2015 IEEE East-West design & test symposium (EWDTS), pp\u00a01\u20134. IEEE","DOI":"10.1109\/EWDTS.2015.7493149"},{"key":"6197_CR8","doi-asserted-by":"crossref","unstructured":"Harutyunyan G, Shoukourian S, Vardanian V, Zorian Y (2014) Extending fault periodicity table for testing faults in memories under 20nm. In Proceedings of IEEE east-west design & test symposium (EWDTS 2014), pp\u00a01\u20134. IEEE","DOI":"10.1109\/EWDTS.2014.7027088"},{"key":"6197_CR9","doi-asserted-by":"crossref","unstructured":"Forero F, Villacorta H, Renovell M, Champac V (2019) Modeling and detectability of full open gate defects in finfet technology. IEEE Trans Very Large Scale Integration (VLSI) Syst 27:2180\u20132190","DOI":"10.1109\/TVLSI.2019.2918768"},{"issue":"1","key":"6197_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3564244","volume":"19","author":"F Forero","year":"2023","unstructured":"Forero F, Champac V, Renovell M (2023) B-open defect: A novel defect model in finfet technology. ACM J Emerging Technol Comput Syst 19(1):1\u201319","journal-title":"ACM J Emerging Technol Comput Syst"},{"key":"6197_CR11","doi-asserted-by":"crossref","unstructured":"Champac V, Forero F, Renovell M, Miceli L (2023) A new defect model due to a dust particle affecting the fingers of finfet logic gates. In 2023 IEEE 24th Latin american test symposium (LATS), pp\u00a01\u20136. IEEE","DOI":"10.1109\/LATS58125.2023.10154490"},{"key":"6197_CR12","doi-asserted-by":"publisher","first-page":"1140","DOI":"10.1109\/TCAD.2017.2648843","volume":"36","author":"Y Lin","year":"2017","unstructured":"Lin Y, Yu B, Xu B, Pan DZ (2017) Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict. IEEE Trans Comput-Aided Des Integr Circuits Syst 36:1140\u20131152","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"6197_CR13","doi-asserted-by":"crossref","unstructured":"Kauerauf T et al (2013) Reliability of mol local interconnects. In IEEE Int Reliability Physics Symp., pp 2F.5.1\u20132F.5.5","DOI":"10.1109\/IRPS.2013.6531970"},{"key":"6197_CR14","doi-asserted-by":"crossref","unstructured":"Natarajan S, Agostinelli M, Akbar S, Bost M, Bowonder A, Chikarmane V, Chouksey S, Dasgupta A, Fischer K, Fu Q et al (2014) A 14nm logic technology featuring 2nd-generation finfet, air-gapped interconnects, self-aligned double patterning and a 0.0588 $$\\mu$$m2 sram cell size. In 2014 IEEE International electron devices meeting, pp\u00a03.7.1\u20133.7.3","DOI":"10.1109\/IEDM.2014.7046976"},{"key":"6197_CR15","doi-asserted-by":"crossref","unstructured":"Duarte JP, Khandelwal S, Medury A, Hu C, Kushwaha P, Agarwal H, Dasgupta A, Chauhan YS (2015) Bsim-cmg: Standard finfet compact model for advanced circuit design. In Proc ESSCIRC conference 2015 - 41st european solid-state circuits conference (ESSCIRC), pp\u00a0196\u2013201","DOI":"10.1109\/ESSCIRC.2015.7313862"},{"key":"6197_CR16","unstructured":"Bsim-cmg model (2018) http:\/\/bsim.berkeley.edu\/models\/bsimcmg. Online; Accessed 20 Jan 2018"},{"key":"6197_CR17","unstructured":"Available: ptm.asu.edu. Online"},{"key":"6197_CR18","doi-asserted-by":"publisher","first-page":"2504","DOI":"10.1109\/TED.2010.2063191","volume":"57","author":"HF Dadgour","year":"2010","unstructured":"Dadgour HF, Endo K, De VK, Banerjee K (2010) Grain-orientation induced work function variation in nanoscale metal-gate transistors;part i: Modeling, analysis, and experimental validation. IEEE Trans Electron Devices 57:2504\u20132514","journal-title":"IEEE Trans Electron Devices"},{"key":"6197_CR19","doi-asserted-by":"crossref","unstructured":"Baravelli E, Marchi LD, Speciale N (2009) Fin shape fluctuations in finfet: Correlation to electrical variability and impact on 6-t sram noise margins. Solid-State Electronics, vol\u00a053, no\u00a012, pp\u00a01303 \u2013 1312. Papers Selected from the Ultimate Integration on Silicon Conference 2009, ULIS 2009","DOI":"10.1016\/j.sse.2009.09.015"},{"key":"6197_CR20","doi-asserted-by":"publisher","first-page":"3055","DOI":"10.1109\/TED.2009.2032605","volume":"56","author":"K Patel","year":"2009","unstructured":"Patel K, Liu TJK, Spanos CJ (2009) Gate line edge roughness model for estimation of finfet performance variability. IEEE Trans Electron Devices 56:3055\u20133063","journal-title":"IEEE Trans Electron Devices"},{"key":"6197_CR21","doi-asserted-by":"crossref","unstructured":"Du L, Zhao H, Yang W, Yang R, Chen L, Yu S, Mao G, Wang Q, Lin Y, Ding S, Chen Z (2015) Optimization of sti oxide recess uniformity for finfet beyond 20nm. In 2015 China semiconductor technology international conference, pp\u00a01\u20134","DOI":"10.1109\/CSTIC.2015.7153433"},{"key":"6197_CR22","doi-asserted-by":"publisher","first-page":"2057","DOI":"10.1109\/TED.2012.2199499","volume":"59","author":"G Leung","year":"2012","unstructured":"Leung G, Lai L, Gupta P, Chui CO (2012) Device- and circuit-level variability caused by line edge roughness for sub-32-nm finfet technologies. IEEE Trans Electron Devices 59:2057\u20132063","journal-title":"IEEE Trans Electron Devices"},{"key":"6197_CR23","doi-asserted-by":"crossref","unstructured":"Konuk H, Ferguson FJ (1996) An unexpected factor in testing for cmos opens: the die surface. In Proceedings of 14th VLSI test symposium, pp\u00a0422\u2013429","DOI":"10.1109\/VTEST.1996.510888"},{"key":"6197_CR24","doi-asserted-by":"crossref","unstructured":"Johnson S (1994) Residual charge on the faulty floating gate cmos transistor. In Proceedings., international test conference, pp\u00a0555\u2013561","DOI":"10.1109\/TEST.1994.527999"},{"key":"6197_CR25","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1109\/MDT.2012.2205609","volume":"29","author":"V Champac","year":"2012","unstructured":"Champac V et al (2012) Testing of stuck-open faults in nanometer technologies. IEEE Des Test Comput 29:80\u201391","journal-title":"IEEE Des Test Comput"},{"key":"6197_CR26","doi-asserted-by":"crossref","unstructured":"Singh A, Chakravarty S, Papadimitriou G, Gizopoulos D (2023) Silent data errors: Sources, detection, and modeling. In 2023 IEEE 41st VLSI test symposium (VTS), pp\u00a01\u201312. IEEE","DOI":"10.1109\/VTS56346.2023.10139970"},{"key":"6197_CR27","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1016\/j.microrel.2017.12.027","volume":"81","author":"S Mahapatra","year":"2018","unstructured":"Mahapatra S, Parihar N (2018) A review of nbti mechanisms and models. Microelectron Reliab 81:127\u2013135","journal-title":"Microelectron Reliab"},{"key":"6197_CR28","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-6120-4","volume-title":"Recent Advances in PMOS Negative Bias Temperature Instability: Characterization and Modeling of Device Architecture","author":"S Mahapatra","year":"2022","unstructured":"Mahapatra S (2022) Recent Advances in PMOS Negative Bias Temperature Instability: Characterization and Modeling of Device Architecture. Springer, Material and Process Impact"},{"key":"6197_CR29","doi-asserted-by":"crossref","unstructured":"Aguirre G, Gamez J, Champac V (2024) Aggravated nbti reliability due to hard-to-detect open defects. Microelectron Reliab 160:115480","DOI":"10.1016\/j.microrel.2024.115480"},{"issue":"1","key":"6197_CR30","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1109\/TED.2018.2882229","volume":"66","author":"A Thirunavukkarasu","year":"2018","unstructured":"Thirunavukkarasu A, Amrouch H, Joe J, Goel N, Parihar N, Mishra S, Dabhi CK, Chauhan YS, Henkel J, Mahapatra S (2018) Device to circuit framework for activity-dependent nbti aging in digital circuits. IEEE Trans Electron Devices 66(1):316\u2013323","journal-title":"IEEE Trans Electron Devices"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06197-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-025-06197-z","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-025-06197-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T04:13:58Z","timestamp":1766204038000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-025-06197-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":30,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["6197"],"URL":"https:\/\/doi.org\/10.1007\/s10836-025-06197-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2025,9,8]]},"assertion":[{"value":"18 April 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 August 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 September 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}}]}}