{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T09:57:13Z","timestamp":1781344633170,"version":"3.54.1"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1007\/s10836-026-06226-5","type":"journal-article","created":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T04:37:26Z","timestamp":1778042246000},"page":"249-257","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Nonvolatile Flip-Flop Designs with Soft Error Recovery Based on Magnetic Tunnel Junction and CMOS for Aerospace Applications"],"prefix":"10.1007","volume":"42","author":[{"given":"Zhongyu","family":"Gao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyuan","family":"Pei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wangjin","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qijun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,5,6]]},"reference":[{"issue":"3","key":"6226_CR1","doi-asserted-by":"publisher","first-page":"1767","DOI":"10.1109\/TNS.2013.2255624","volume":"60","author":"V Ferlet-Cavrois","year":"2013","unstructured":"Ferlet-Cavrois V, Massengill LW, Gouker P (2013) Single event transients in digital CMOS\u2014A review. IEEE Trans Nucl Sci 60(3):1767\u20131790","journal-title":"IEEE Trans Nucl Sci"},{"key":"6226_CR2","doi-asserted-by":"crossref","unstructured":"Yan A, Wang L, Cui J, et al. (2024) Nonvolatile Latch Designs with Node-Upset Tolerance and Recovery Using Magnetic Tunnel Junctions and CMOS. IEEE Trans Very Large Scale Integr VLSI Syst 32(1):116\u2013127","DOI":"10.1109\/TVLSI.2023.3323562"},{"key":"6226_CR3","doi-asserted-by":"crossref","unstructured":"Wang S, Namba K, Master-Slave A (2024) Flip-Flop with Double-Node-Upset Self-Recovery and soft error tolerance around clock edges. 2024 International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan), pp. 1\u20132","DOI":"10.1109\/ICCE-Taiwan62264.2024.10674496"},{"key":"6226_CR4","doi-asserted-by":"crossref","unstructured":"Yan A, Cao A, Qian K, et al. (2021) A reliable and Low-Cost Flip-Flop hardened against Double-Node-Upsets. 2021 8th International Conference on Dependable Systems and Their Applications (DSA), pp. 734\u2013736","DOI":"10.1109\/DSA52907.2021.00108"},{"key":"6226_CR5","doi-asserted-by":"crossref","unstructured":"Yan A, Chen Y, Shu S, et al. (2022) Sextuple Cross-Coupled-DICE based Double-Node-Upset recoverable and low-delay flip-flop for aerospace applications. ACM Great Lakes Symposium on VLSI, pp. 1\u20136","DOI":"10.1145\/3526241.3530355"},{"key":"6226_CR6","doi-asserted-by":"crossref","unstructured":"Zhang D, Wang X, Zhang K, et al. (2021) Fully single event double node upset tolerant design for magnetic random access memory. IEEE International Symposium on Circuits and Systems, pp. 1\u20135","DOI":"10.1109\/ISCAS51556.2021.9401294"},{"key":"6226_CR7","doi-asserted-by":"crossref","unstructured":"Kaizu K, Usami K, Non-Volatile A (2024) Flip-flop circuit using one MTJ and reference resistance. 2024 International Technical Conference on Circuits\/Systems, Computers, and Communications (ITC-CSCC), pp. 1\u20136","DOI":"10.1109\/ITC-CSCC62988.2024.10628353"},{"key":"6226_CR8","doi-asserted-by":"crossref","unstructured":"Nisar A, Zahoor F, Thakker SS, et al. (2025) SOT-MTJ-Based Non-Volatile Flip-Flop With In-Memory Randomness for Application in Grain Stream Ciphers. IEEE Access 13:34677\u201334686","DOI":"10.1109\/ACCESS.2025.3543733"},{"key":"6226_CR9","doi-asserted-by":"crossref","unstructured":"Amirany A, Marvi F, Jafari K, et al. (2019) Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop. IEEE Trans Nanotechnol 18:1089\u20131096","DOI":"10.1109\/TNANO.2019.2946108"},{"issue":"2","key":"6226_CR10","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1109\/TDMR.2021.3060055","volume":"21","author":"A Amirany","year":"2021","unstructured":"Amirany A, Jafari K, Moaiyeri MH (2021) High-Performance Radiation-Hardened Spintronic Retention Latch and Flip-Flop for Highly Reliable Processors. IEEE Trans Device Mater Reliab 21(2):215\u2013223","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"3","key":"6226_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2018.2887215","volume":"55","author":"FS Alghareb","year":"2019","unstructured":"Alghareb FS, Zand R, Demara RF (2019) Non-Volatile Spintronic Flip-Flop Design for Energy-Efficient SEU and DNU Resilience. IEEE Trans Magn 55(3):1\u201311","journal-title":"IEEE Trans Magn"},{"key":"6226_CR12","doi-asserted-by":"crossref","unstructured":"Alghareb FS, Zand R, DeMara RF (2018) High-performance double node upset-tolerant non-volatile flip-flop design. IEEE Southeast Con Conference pp. 1\u20136, 2018","DOI":"10.1109\/SECON.2018.8478941"},{"key":"6226_CR13","doi-asserted-by":"crossref","unstructured":"Yan A, Lai C, Zhang Y, et al. (2021) Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS. IEEE Trans Emerg Top Comput 9(1):520\u2013533","DOI":"10.1109\/TETC.2018.2871861"},{"key":"6226_CR14","doi-asserted-by":"crossref","unstructured":"Yan A, Feng X, Zhao X, et al. (2020) HITTSFL: Design of a cost-effective HIS-insensitive TNU-tolerant and SET-filtering latch for safety-critical applications. IEEE\/ACM Design Automation Conference, pp. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218704"},{"key":"6226_CR15","doi-asserted-by":"crossref","unstructured":"Yan A, Hu Y, Cui J, et al. (2020) Information Assurance through Redundant Design: A Novel TNU Error-Resilient Latch for Harsh Radiation Environment. IEEE Trans Comput 69(6):789\u2013799","DOI":"10.1109\/TC.2020.2966200"},{"key":"6226_CR16","doi-asserted-by":"crossref","unstructured":"Guo X, Zhang J, Meng X, et al. (2025) Design of A High-performance and Area-efficient Latch with Triple-node-upset Recovery and Algorithm-based Verifications. IEEE Trans Comput Aided Des Integr Circuits Syst 44(6):2367\u20132377","DOI":"10.1109\/TCAD.2024.3511335"},{"issue":"6","key":"6226_CR17","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset Hardened Memory Design for Submicron CMOS Technology. IEEE Trans Nucl Sci 43(6):2874\u20132878","journal-title":"IEEE Trans Nucl Sci"},{"key":"6226_CR18","doi-asserted-by":"crossref","unstructured":"Jin H, Miyazaki T (2012) Tunnel magnetoresistance effect, The Physics of Ferromagnetism. Springer, pp 403\u2013432","DOI":"10.1007\/978-3-642-25583-0_12"},{"key":"6226_CR19","doi-asserted-by":"crossref","unstructured":"Khvalkovskiy A, Apalkov D, Watts S, et al. (2013) Basic principles of STT-MRAM cell operation in memory arrays. J Phys D 46(7):1\u201335","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"6226_CR20","doi-asserted-by":"crossref","unstructured":"Chen X, Bai Y, et al. (2024) Low-Overhead Triple-Node-Upset Self-Recoverable Latch Design for Ultra-Dynamic Voltage Scaling Application. IEEE Trans Circuits Syst I Regul Pap 71(6):2632\u20132645","DOI":"10.1109\/TCSI.2024.3382988"},{"key":"6226_CR21","doi-asserted-by":"crossref","unstructured":"Harms JD, Ebrahimi F, Ya X, et al. (2010) SPICE Macro model of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions. IEEE Trans Electron Devices 57(6):1425\u20131430","DOI":"10.1109\/TED.2010.2047073"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-026-06226-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-026-06226-5","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-026-06226-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T09:27:44Z","timestamp":1781342864000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-026-06226-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,4]]}},"alternative-id":["6226"],"URL":"https:\/\/doi.org\/10.1007\/s10836-026-06226-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]},"assertion":[{"value":"11 February 2026","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 May 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}]}}