{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T08:04:24Z","timestamp":1784016264143,"version":"3.55.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1007\/s10836-026-06236-3","type":"journal-article","created":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T07:28:19Z","timestamp":1780298899000},"page":"297-312","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Extended Multi-Region Hamming-based ECC for Mitigating Clustered Faults in 3D Memories"],"prefix":"10.1007","volume":"42","author":[{"given":"Akshith","family":"Kannan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hafsa","family":"Ariba","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hitha","family":"B M","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jyotsna","family":"Padmanaban Kamali","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sunita","family":"M S","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,1]]},"reference":[{"issue":"3","key":"6236_CR1","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann RC (2005) Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans Device Mater Reliab 5(3):305\u2013316. https:\/\/doi.org\/10.1109\/TDMR.2005.853449","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"6236_CR2","doi-asserted-by":"publisher","first-page":"1381","DOI":"10.1109\/TNS.2019.2900629","volume":"66","author":"T Kato","year":"2019","unstructured":"Kato T, Yamazaki T, Saito N, Matsuyama H (2019) Neutron-induced multiple-cell upsets in 20-nm bulk sram: angular sensitivity and impact of multiwell potential perturbation. IEEE Trans Nucl Sci 66:1381\u20131389. https:\/\/doi.org\/10.1109\/TNS.2019.2900629","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"6236_CR3","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/TNS.2017.2777887","volume":"65","author":"M Bagatin","year":"2018","unstructured":"Bagatin M, Gerardin S, Paccagnella A, Beltrami S, Camerlenghi E, Bertuccio M, Costantino A, Zadeh A, Ferlet-Cavrois V, Santin G, Daly E (2018) Effects of heavy-ion irradiation on vertical 3-d nand flash memories. IEEE Trans Nucl Sci 65(1):318\u2013325. https:\/\/doi.org\/10.1109\/TNS.2017.2777887","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"6236_CR4","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/TNS.2018.2878911","volume":"66","author":"M Bagatin","year":"2019","unstructured":"Bagatin M, Gerardin S, Paccagnella A, Beltrami S, Costantino A, Muschitiello M, Zadeh A, Ferlet-Cavrois V (2019) Total ionizing dose effects in 3-d nand flash memories. IEEE Trans Nucl Sci 66(1):48\u201353. https:\/\/doi.org\/10.1109\/TNS.2018.2878911","journal-title":"IEEE Trans Nucl Sci"},{"issue":"7","key":"6236_CR5","doi-asserted-by":"publisher","first-page":"1361","DOI":"10.1109\/TNS.2018.2886401","volume":"66","author":"M Bagatin","year":"2019","unstructured":"Bagatin M, Gerardin S, Paccagnella A, Beltrami S, Cazzaniga C, Frost CD (2019) Atmospheric neutron soft errors in 3-d nand flash memories. IEEE Trans Nucl Sci 66(7):1361\u20131367. https:\/\/doi.org\/10.1109\/TNS.2018.2886401","journal-title":"IEEE Trans Nucl Sci"},{"key":"6236_CR6","doi-asserted-by":"publisher","unstructured":"Castro HdS, Silveira JAN, Coelho AAP, Silva FGA, Magalh\u00e3es PdS, Lima OA (2016) A correction code for multiple cells upsets in memory devices for space applications. In: 2016 14th IEEE international new circuits and systems conference (NEWCAS), pp 1\u20134. https:\/\/doi.org\/10.1109\/NEWCAS.2016.7604783","DOI":"10.1109\/NEWCAS.2016.7604783"},{"issue":"6","key":"6236_CR7","doi-asserted-by":"publisher","first-page":"2433","DOI":"10.1109\/TNS.2005.860675","volume":"52","author":"D Radaelli","year":"2005","unstructured":"Radaelli D, Puchner H, Wong S, Daniel S (2005) Investigation of multi-bit upsets in a 150 nm technology sram device. IEEE Trans Nucl Sci 52(6):2433\u20132437. https:\/\/doi.org\/10.1109\/TNS.2005.860675","journal-title":"IEEE Trans Nucl Sci"},{"key":"6236_CR8","doi-asserted-by":"publisher","unstructured":"Rao PMB, Ebrahimi M, Seyyedi R, Tahoori MB (2014) Protecting sram-based fpgas against multiple bit upsets using erasure codes. In: Proceedings of the 51st annual design automation conference, pp 1\u20136. https:\/\/doi.org\/10.1145\/2593069.2593191","DOI":"10.1145\/2593069.2593191"},{"key":"6236_CR9","doi-asserted-by":"publisher","unstructured":"Han H, Yang J-S (2015) Asymmetric ecc organization in 3d-memory via spare column utilization. In: 2015 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFTS), pp 13\u201316. https:\/\/doi.org\/10.1109\/DFT.2015.7315128","DOI":"10.1109\/DFT.2015.7315128"},{"issue":"8","key":"6236_CR10","doi-asserted-by":"publisher","first-page":"1193","DOI":"10.1109\/TC.2018.2801856","volume":"67","author":"H Han","year":"2018","unstructured":"Han H, Chung J, Yang J-S (2018) Read: reliability enhancement in 3d-memory exploiting asymmetric ser distribution. IEEE Trans Comput 67(8):1193\u20131201. https:\/\/doi.org\/10.1109\/TC.2018.2801856","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"6236_CR11","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1002\/j.1538-7305.1950.tb00463.x","volume":"29","author":"RW Hamming","year":"1950","unstructured":"Hamming RW (1950) Error detecting and error correcting codes. Bell Syst Tech J 29(2):147\u2013160. https:\/\/doi.org\/10.1002\/j.1538-7305.1950.tb00463.x","journal-title":"Bell Syst Tech J"},{"key":"6236_CR12","unstructured":"Lin S, Costello D (2004) Error control coding, pp 66\u201397"},{"key":"6236_CR13","unstructured":"Altera (2013) Introduction to single-event upsets. Technical report, Altera Corporation. https:\/\/cdrdv2-public.intel.com\/650466\/wp-01206-introduction-single-event-upsets.pdf"},{"key":"6236_CR14","doi-asserted-by":"publisher","first-page":"131101","DOI":"10.1109\/ACCESS.2022.3229427","volume":"10","author":"C Kim","year":"2022","unstructured":"Kim C, Kim J-W, No J-S (2022) New design of error control codes resilient to single burst error or two random bit errors using constacyclic codes. IEEE Access 10:131101\u2013131108. https:\/\/doi.org\/10.1109\/ACCESS.2022.3229427","journal-title":"IEEE Access"},{"key":"6236_CR15","doi-asserted-by":"publisher","first-page":"100366","DOI":"10.1109\/ACCESS.2024.3431209","volume":"12","author":"J Hun Kwon","year":"2024","unstructured":"Hun Kwon J, Kon Bae H, Seo Lee Y, Gong Y-H, Woo Chung S (2024) Zec ecc: a zero-byte eliminating compression-based ecc scheme for dram reliability. IEEE Access 12:100366\u2013100376. https:\/\/doi.org\/10.1109\/ACCESS.2024.3431209","journal-title":"IEEE Access"},{"key":"6236_CR16","doi-asserted-by":"publisher","first-page":"70662","DOI":"10.1109\/ACCESS.2024.3402532","volume":"12","author":"D Gil-Tom\u00e1s","year":"2024","unstructured":"Gil-Tom\u00e1s D, Saiz-Adalid LJ, Gracia-Mor\u00e1n J, Carlos Baraza-Calvo J, Gil-Vicente PJ (2024) A hybrid technique based on ecc and hardened cells for tolerating random multiple-bit upsets in sram arrays. IEEE Access 12:70662\u201370675. https:\/\/doi.org\/10.1109\/ACCESS.2024.3402532","journal-title":"IEEE Access"},{"key":"6236_CR17","doi-asserted-by":"publisher","unstructured":"Tambatkar SP, Menon S, Sudarshan V, Manickaraj V, Murty N (2017) Error detection and correction in semiconductor memories using 3d parity check code with hamming code. In: 2017 International conference on communication and signal processing (ICCSP), pp 0974\u20130978. https:\/\/doi.org\/10.1109\/ICCSP.2017.8286516","DOI":"10.1109\/ICCSP.2017.8286516"},{"key":"6236_CR18","doi-asserted-by":"publisher","first-page":"100277","DOI":"10.1016\/j.prime.2023.100277","volume":"5","author":"K Neelima","year":"2023","unstructured":"Neelima K, Subhas C (2023) Modified proficient adjacent error correcting codes. e-Prime - Adv Electr Eng Electron Energy 5:100277. https:\/\/doi.org\/10.1016\/j.prime.2023.100277","journal-title":"e-Prime - Adv Electr Eng Electron Energy"},{"key":"6236_CR19","doi-asserted-by":"publisher","unstructured":"Magalh\u00e3es Ja, Freitas D, J\u00fanior O, Marcon C (2023) Empc-sa: Error correction scheme using modified product code for space applications. In: 2023 XIII Brazilian symposium on computing systems engineering (SBESC), pp 1\u20135. https:\/\/doi.org\/10.1109\/SBESC60926.2023.10324277","DOI":"10.1109\/SBESC60926.2023.10324277"},{"key":"6236_CR20","doi-asserted-by":"publisher","unstructured":"Tejas BN, Kumar KS, Sunita SM (2022) Multiple bit error correction codes for memories in satellites. In: 2022 IEEE 7th international conference for convergence in technology (I2CT), pp 1\u20136. https:\/\/doi.org\/10.1109\/I2CT54291.2022.9824813","DOI":"10.1109\/I2CT54291.2022.9824813"},{"key":"6236_CR21","doi-asserted-by":"publisher","unstructured":"Argyrides C, Zarandi HR, Pradhan DK (2007) Matrix codes: Multiple bit upsets tolerant method for sram memories. In: 22nd IEEE international symposium on defect and fault-tolerance in VLSI systems (DFT 2007), pp 340\u2013348. https:\/\/doi.org\/10.1109\/DFT.2007.29","DOI":"10.1109\/DFT.2007.29"},{"key":"6236_CR22","doi-asserted-by":"publisher","unstructured":"Silva F, Silveira R, Silveira J, Marcon C, Vargas F, Alc\u00e2ntara O (2018) An extensible code for correcting multiple cell upset in memory arrays. J Electron Test 34. https:\/\/doi.org\/10.1007\/s10836-018-5738-5","DOI":"10.1007\/s10836-018-5738-5"},{"key":"6236_CR23","doi-asserted-by":"publisher","first-page":"214","DOI":"10.1016\/j.microrel.2018.07.060","volume":"88\u201390","author":"RC Goerl","year":"2018","unstructured":"Goerl RC, Villa PRC, Poehls LB, Bezerra EA, Vargas FL (2018) An efficient edac approach for handling multiple bit upsets in memory array. Microelectron Reliab 88\u201390:214\u2013218. https:\/\/doi.org\/10.1016\/j.microrel.2018.07.060","journal-title":"Microelectron Reliab"},{"key":"6236_CR24","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1016\/j.vlsi.2020.04.006","volume":"74","author":"D Freitas","year":"2020","unstructured":"Freitas D, Mota D, Goerl R, Marcon C, Vargas F, Silveira J, Mota J (2020) Pcosa: a product error correction code for use in memory devices targeting space applications. Integration 74:71\u201380. https:\/\/doi.org\/10.1016\/j.vlsi.2020.04.006","journal-title":"Integration"},{"key":"6236_CR25","doi-asserted-by":"publisher","first-page":"131830","DOI":"10.1109\/ACCESS.2024.3456582","volume":"12","author":"D Freitas","year":"2024","unstructured":"Freitas D, Mota D, Coelho D, Fontinele H, Coelho A, Silveira J, Naviner L, Mota J, Marcon C (2024) Check-bit region exploration in two-dimensional error correction codes. IEEE Access 12:131830\u2013131841. https:\/\/doi.org\/10.1109\/ACCESS.2024.3456582","journal-title":"IEEE Access"},{"issue":"11","key":"6236_CR26","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TC.2020.3034400","volume":"70","author":"DCC Freitas","year":"2021","unstructured":"Freitas DCC, Mota DFM, Marcon C, Silveira JAN, Mota JCM (2021) Lpc: an error correction code for mitigating faults in 3d memories. IEEE Trans Comput 70(11):2001\u20132012. https:\/\/doi.org\/10.1109\/TC.2020.3034400","journal-title":"IEEE Trans Comput"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-026-06236-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-026-06236-3","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-026-06236-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T07:18:54Z","timestamp":1784013534000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-026-06236-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026,6]]}},"alternative-id":["6236"],"URL":"https:\/\/doi.org\/10.1007\/s10836-026-06236-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]},"assertion":[{"value":"12 January 2026","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 June 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}},{"value":"The authors declare that they have no financial or non-financial interests to be disclosed.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Financial Interests"}}]}}