{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T12:28:23Z","timestamp":1681216103548},"reference-count":60,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2008,4,4]],"date-time":"2008-04-04T00:00:00Z","timestamp":1207267200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comb Optim"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1007\/s10878-008-9148-y","type":"journal-article","created":{"date-parts":[[2008,4,3]],"date-time":"2008-04-03T17:11:46Z","timestamp":1207242706000},"page":"378-401","source":"Crossref","is-referenced-by-count":9,"title":["A nonlinear optimization methodology for VLSI fixed-outline floorplanning"],"prefix":"10.1007","volume":"16","author":[{"given":"Chaomin","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel F.","family":"Anjos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anthony","family":"Vannelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,4,4]]},"reference":[{"issue":"6","key":"9148_CR1","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/TVLSI.2003.817546","volume":"11","author":"SN Adya","year":"2003","unstructured":"Adya SN, Markov IL (2003) Fixed-outline floorplanning: enabling hierarchical design. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(6):1120\u20131135","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9148_CR2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/s001860200197","volume":"56","author":"MF Anjos","year":"2002","unstructured":"Anjos MF, Vannelli A (2002) An attractor-repeller approach to floorplanning. Math Methods Oper Res 56:3\u201327","journal-title":"Math Methods Oper Res"},{"issue":"1","key":"9148_CR3","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1287\/ijoc.1040.0103","volume":"18","author":"MF Anjos","year":"2006","unstructured":"Anjos MF, Vannelli A (2006) A new mathematical-programming framework for facility-layout design. INFORMS J Comput 18(1):111\u2013118","journal-title":"INFORMS J Comput"},{"key":"9148_CR4","doi-asserted-by":"crossref","unstructured":"Brasen DR, Bushnell ML (1990) MHERTZ: A new optimization algorithm for floorplanning and global routing. In: Proc of ACM\/IEEE Design Automation Conf, pp 107\u2013110","DOI":"10.1145\/123186.123236"},{"key":"9148_CR5","doi-asserted-by":"crossref","unstructured":"Chen T, Fan MKH (1998) On convex formulation of the floorplan area minimization problem. In: Proc of ACM Intl Symp on Physical Design, pp 124\u2013128","DOI":"10.1145\/274535.274553"},{"key":"9148_CR6","doi-asserted-by":"crossref","unstructured":"Chen P, Kuh ES (2000) Floorplan sizing by linear programming approximation. In: Proc of ACM\/IEEE Design Automation Conf, pp 468\u2013471","DOI":"10.1145\/337292.337547"},{"key":"9148_CR7","unstructured":"Choi S-G, Kyung C-M (1991) A floorplanning algorithm using rectangular Voronoi diagram and force-directed block shaping. In: Proc of IEEE\/ACM Intl Conf on Computer-Aided Design, pp 56\u201359"},{"issue":"1","key":"9148_CR8","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/TCAD.2003.819896","volume":"23","author":"CCN Chu","year":"2004","unstructured":"Chu CCN, Young EFY (2004) Non-rectangular shaping and sizing of soft modules for floorplan design improvement. IEEE Trans Comput-Aided Des Integr Circuits Syst 23(1):71\u201379","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9148_CR9","unstructured":"Cong J, Romesis M, Shinnerl J (2005) Fast floorplanning by look-ahead enabled recursive bipartioning. In: Proc of Asia and South Pacific Design Automation Conf, pp 1119\u20131122"},{"key":"9148_CR10","doi-asserted-by":"crossref","unstructured":"Cong J, Romesis M, Shinnerl J (2005) Fast floorplanning by look-ahead enabled recursive bipartioning. Tech report","DOI":"10.1145\/1120725.1120838"},{"key":"9148_CR11","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/99.714603","volume":"5","author":"J Czyzyk","year":"1998","unstructured":"Czyzyk J, Mesnier M, Mor\u00e9 J (1998) The NEOS server. IEEE J Comput Sci Eng 5:68\u201375","journal-title":"IEEE J Comput Sci Eng"},{"key":"9148_CR12","unstructured":"Du Y, Vannelli A (1998) A nonlinear programming and local improvement method for standard cell placement. In: Proc of IEEE Custom Integrated Circuit Conf, pp 597\u2013600"},{"key":"9148_CR13","doi-asserted-by":"crossref","unstructured":"Eisenmann H, Johannes F (1998) Generic global placement and floorplanning. In: Proc of ACM\/IEEE Design Automation Conf, pp 269\u2013274","DOI":"10.1145\/277044.277119"},{"key":"9148_CR14","doi-asserted-by":"crossref","unstructured":"Etawil H, Areibi S, Vannelli A (1999) Attractor-repeller approach for global placement. In: Proc of IEEE\/ACM Intl Conf on Computer-Aided Design, pp 20\u201324","DOI":"10.1109\/ICCAD.1999.810613"},{"issue":"1","key":"9148_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/347837.347842","volume":"26","author":"M Ferris","year":"2000","unstructured":"Ferris M, Mesnier M, Mor\u00e9 J (2000) NEOS and condor: solving optimization problems over the internet. ACM Trans Math Softw 26(1):1\u201318","journal-title":"ACM Trans Math Softw"},{"key":"9148_CR16","volume-title":"AMPL: A modeling language for mathematical programming","author":"R Fourer","year":"2003","unstructured":"Fourer R, Gay D, Kernighan B (2003) AMPL: A modeling language for mathematical programming. Brooks\/Cole Publishing, Pacific Grove"},{"key":"9148_CR17","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/TCS.1981.1084958","volume":"28","author":"AAE Gamal","year":"1981","unstructured":"Gamal AAE (1981) Two-dimensional stochastic model for interconnections in master slice integrated circuits. IEEE Trans Circuits Syst 28:127\u2013138","journal-title":"IEEE Trans Circuits Syst"},{"key":"9148_CR18","doi-asserted-by":"crossref","first-page":"912","DOI":"10.1109\/43.511571","volume":"15","author":"T Hamada","year":"1996","unstructured":"Hamada T, Cheng CK, Chau PM (1996) A wire length estimation technique utilizing neighborhood density equations. IEEE Trans Comput-Aided Des 15:912\u2013922","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"9148_CR19","unstructured":"Hebgen W, Zimmermann G (1996) Hierarchical netlength estimation for timing prediction. In: Proc of Physical Design Workshop, pp 118\u2013125"},{"key":"9148_CR20","doi-asserted-by":"crossref","unstructured":"Herrigel A, Fichtner W (1989) An analytic optimization technique for placement of macro-cells. In: Proc of ACM\/IEEE Design Automation Conf, pp 376\u2013381","DOI":"10.1145\/74382.74445"},{"issue":"8","key":"9148_CR21","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1109\/TVLSI.2004.831464","volume":"12","author":"S-Y Ho","year":"2004","unstructured":"Ho S-Y, Ho S-J, Lin Y-K, Chu WC-C (2004) An orthogonal simulated annealing algorithm for large floorplanning problems. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(8):874\u2013877","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9148_CR22","doi-asserted-by":"crossref","unstructured":"Hur SW, Lillis J (1999) Relaxation and clustering in a local search framework: Application to linear placement. In: Proc of ACM\/IEEE Design Automation Conf, pp 360\u2013366","DOI":"10.1145\/309847.309958"},{"key":"9148_CR23","doi-asserted-by":"crossref","unstructured":"Jackson MAB, Kuh ES (1989) Performance-driven placement of cell based IC\u2019s. In: Proc of ACM\/IEEE Design Automation Conf, pp 370\u2013375","DOI":"10.1145\/74382.74444"},{"key":"9148_CR24","doi-asserted-by":"crossref","unstructured":"Kahng AB (2000) Classical floorplanning harmful? In: Proc of ACM Intl Symp on Physical Design, pp\u00a0207\u2013213","DOI":"10.1145\/332357.332401"},{"key":"9148_CR25","unstructured":"Kennings A, Markov I (2000) Analytical minimization of half-perimeter wirelength. In: Proc of Asia and South Pacific Design Automation Conf, pp 179\u2013184"},{"issue":"5","key":"9148_CR26","first-page":"584","volume":"2","author":"J-G Kim","year":"2003","unstructured":"Kim J-G, Kim Y-D (2003) A linear programming-based algorithm for floorplanning in VLSI design. IEEE Trans Comput-Aided Des Integr Circuits Syst 2(5):584\u2013592","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"3","key":"9148_CR27","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.67789","volume":"10","author":"J Kleinhans","year":"1991","unstructured":"Kleinhans J, Sigl G, Johannes F, Antreich K (1991) Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans Comput-Aided Des 10(3):356\u2013365","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"12","key":"9148_CR28","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/43.16806","volume":"7","author":"Y Lai","year":"1988","unstructured":"Lai Y, Leinwand SM (1988) Algorithms for floorplan design via rectangular dualization. IEEE Trans Comput-Aided Des 7(12):1278\u20131289","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"9148_CR29","unstructured":"MCNC (2004) http:\/\/www.cse.ucsc.edu\/research\/surf\/gsrc\/mcncbench.html . MCNC Floorplan Benchmark Suite, University of California, Santa Cruz"},{"key":"9148_CR30","unstructured":"Mogaki M, Miura C, Terai H (1987) Algorithm for block placement with size optimization technique by the linear programming approach. In: Proc of IEEE\/ACM Intl Conf on Computer-Aided Design, pp\u00a080\u201383"},{"issue":"9","key":"9148_CR31","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1109\/81.536741","volume":"43","author":"T-S Moh","year":"1996","unstructured":"Moh T-S, Chang T-S, Hakimi SL (1996) Globally optimal floorplanning for a layout problem. IEEE Trans Circuits Syst 43(9):713\u2013720","journal-title":"IEEE Trans Circuits Syst"},{"key":"9148_CR32","doi-asserted-by":"crossref","unstructured":"Murata H, Kuh ES (1998) Sequence-pair based placement method for hard\/soft\/pre-placed modules. In: Proc of ACM Intl Symp on Physical Design, pp 167\u2013172","DOI":"10.1145\/274535.274560"},{"issue":"1","key":"9148_CR33","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/43.673633","volume":"17","author":"H Murata","year":"1998","unstructured":"Murata H, Fujiyoshi K, Nakatake S, Kajitani Y (1998) VLSI\/PCB placement with obstacles based on sequence pair. IEEE Trans Comput-Aided Des 17(1):61\u201368","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"1","key":"9148_CR34","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/BF01588950","volume":"14","author":"B Murtagh","year":"1978","unstructured":"Murtagh B, Saunders M (1978) Large-scale linearly constrained optimization. Math Program 14(1):41\u201372","journal-title":"Math Program"},{"key":"9148_CR35","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1007\/BFb0120949","volume":"16","author":"B Murtagh","year":"1982","unstructured":"Murtagh B, Saunders M (1982) A projected Lagrangian algorithm and its implementation for sparse nonlinear constraints. Math Program Stud 16:84\u2013117","journal-title":"Math Program Stud"},{"key":"9148_CR36","unstructured":"Murtagh B, Saunders M (1983) MINOS 5.0 user\u2019s guide. Tech Report SOL 83-20, Department of Operations Research, Stanford University. Revised as MINOS 5.1 user\u2019s guide, Report SOL 83-20R, 1987"},{"key":"9148_CR37","doi-asserted-by":"crossref","unstructured":"Onodera H, Taniguchi Y, Tamaru K (1991) Branch-and-bound placement for building block layout. In: Proc of ACM\/IEEE Design Automation Conf, pp 433\u2013439","DOI":"10.1145\/127601.127708"},{"key":"9148_CR38","doi-asserted-by":"crossref","unstructured":"Pedram M, Preas B (1989) Interconnection length estimation for optimized standard cell layouts. In: Proc of IEEE\/ACM Intl Conf on Computer-Aided Design, pp 390\u2013393","DOI":"10.1109\/ICCAD.1989.76976"},{"key":"9148_CR39","doi-asserted-by":"crossref","unstructured":"Prasitjutrakul S, Kubitz WJ (1989) Path-delay constrained floorplanning: A mathematical programming approach for initial placement. In: Proc of ACM\/IEEE Design Automation Conf, pp 364\u2013369","DOI":"10.1145\/74382.74443"},{"key":"9148_CR40","unstructured":"Qi X, Feng Z, Yan X (1994) An algorithm of timing driven floorplanning for VLSI layout design. In: Proc of Intl Conf on Computer-Aided Drafting, Design and Manufacturing Technology, pp 642\u2013646"},{"issue":"2","key":"9148_CR41","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/92.924056","volume":"9","author":"A Ranjan","year":"2001","unstructured":"Ranjan A, Bazargan K, Ogrenci S, Sarrafzadeh M (2001) Fast floorplanning for effective prediction and construction. IEEE Trans Very Large Scale Integr (VLSI) Syst 9(2):341\u2013351","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9148_CR42","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1007\/BF01415168","volume":"33","author":"E Rosenberg","year":"1989","unstructured":"Rosenberg E (1989) Optimal module sizing in VLSI floorplanning by nonlinear programming. Methods Models Oper Res 33:131\u2013143","journal-title":"Methods Models Oper Res"},{"key":"9148_CR43","volume-title":"VLSI physical design automation: theory and practice","author":"SM Sait","year":"1995","unstructured":"Sait SM, Youssef H (1995) VLSI physical design automation: theory and practice. IEEE Press, New York"},{"key":"9148_CR44","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1697-8","volume-title":"VLSI placement and global routing using simulated annealing","author":"C Sechen","year":"1988","unstructured":"Sechen C (1988) VLSI placement and global routing using simulated annealing. Kluwer Academic, Norwell"},{"issue":"6","key":"9148_CR45","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/43.137505","volume":"10","author":"S Sutanthavibul","year":"1991","unstructured":"Sutanthavibul S, Shragowitz E, Rosen JB (1991) An analytical approach to floorplan design and optimization. IEEE Trans Comput-Aided Des Integr Circuits Syst 10(6):761\u2013769","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9148_CR46","doi-asserted-by":"crossref","unstructured":"Takouda PL, Anjos MF, Vannelli A (2005) Global lower bounds for the VLSI macrocell floorplanning problem using semidefinite optimization. In: Proc of the Fifth International Workshop System-on-Chip for Real-Time Applications, pp 275\u2013280","DOI":"10.1109\/IWSOC.2005.69"},{"issue":"12","key":"9148_CR47","doi-asserted-by":"crossref","first-page":"1406","DOI":"10.1109\/43.969434","volume":"20","author":"X Tang","year":"2001","unstructured":"Tang X, Tian R, Wong DF (2001) Fast evaluation of sequence pair in block placement by longest common subsequence computation. IEEE Trans Comput-Aided Des 20(12):1406\u20131413","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"1","key":"9148_CR48","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1137\/1038003","volume":"38","author":"L Vandenberghe","year":"1996","unstructured":"Vandenberghe L, Boyd S (1996) Semidefinite programming. SIAM Rev 38(1):49\u201395","journal-title":"SIAM Rev"},{"key":"9148_CR49","doi-asserted-by":"crossref","unstructured":"Vygen J (1997) Algorithms for large-scale flat placement. In: Proc of ACM\/IEEE Design Automation Conf, pp 746\u2013751","DOI":"10.1109\/DAC.1997.597244"},{"key":"9148_CR50","doi-asserted-by":"crossref","unstructured":"Wang B, Chrzanowska-Jeske M, Jeske M (2003) Methods for efficient use of Lagrangian relaxation for soc soft-module floorplanning. In: Proc of IEEE Intl Conf on Systems-on-Chip, pp 293\u2013294","DOI":"10.1109\/SOC.2003.1241527"},{"key":"9148_CR51","unstructured":"Weis BX, Mlynski DA (1987) A new relative placement procedure based on MSST and linear programming. In: Proc of IEEE Intl Symp on Circuits and Systems, pp 564\u2013567"},{"issue":"3","key":"9148_CR52","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/31.1739","volume":"35","author":"S Wimer","year":"1988","unstructured":"Wimer S, Koren I, Cederbaum I (1988) Floorplans, planar graphs, and layouts. IEEE Trans Circuits Syst 35(3):267\u2013278","journal-title":"IEEE Trans Circuits Syst"},{"issue":"2","key":"9148_CR53","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1109\/43.21832","volume":"8","author":"S Wimer","year":"1989","unstructured":"Wimer S, Koren I, Cederbaum I (1989) Optimal aspect ratios of building blocks in VLSI. IEEE Trans Comput-Aided Des Integr Circuits Syst 8(2):139\u2013145","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9148_CR54","unstructured":"Wong DF, Liu CL (1986) A new algorithm for floorplan design. In: Proc of ACM\/IEEE Design Automation Conf, pp 101\u2013107"},{"key":"9148_CR55","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1007\/BF01553890","volume":"4","author":"DF Wong","year":"1989","unstructured":"Wong DF, Liu CL (1989) Floorplan design of VLSI circuits. Algorithmica 4:263\u2013291","journal-title":"Algorithmica"},{"key":"9148_CR56","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1677-0","volume-title":"Simulated annealing for VLSI design","author":"DF Wong","year":"1988","unstructured":"Wong DF, Leong HW, Liu CL (1988) Simulated annealing for VLSI design. Kluwer Academic, Norwell"},{"issue":"4","key":"9148_CR57","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1109\/43.29594","volume":"8","author":"C-S Ying","year":"1989","unstructured":"Ying C-S, Wong JS-L (1989) An analytical approach to floorplanning for hierarchical building blocks layout. IEEE Trans Comput-Aided Des 8(4):403\u2013412","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"2","key":"9148_CR58","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/43.828556","volume":"19","author":"FY Young","year":"2000","unstructured":"Young FY, Wong DF, Yang HH (2000) Slicing floorplans with range constraint. IEEE Trans Comput-Aided Des Integr Circuits Syst 19(2):272\u2013278","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9148_CR59","doi-asserted-by":"crossref","unstructured":"Youssef H, Sait SM, Al-Farra KJ (1995) Timing influenced force directed floorplanning. In: Proc of Design Automation Conf with EURO-VHDL, pp 156\u2013161","DOI":"10.1109\/EURDAC.1995.527402"},{"key":"9148_CR60","doi-asserted-by":"crossref","unstructured":"Zhan Y, Feng Y, Sapatnekar S (2006) A fixed-die floorplanning algorithm using an analytical approach. In: Proc of Asia and South Pacific Design Automation Conf, pp 771\u2013776","DOI":"10.1145\/1118299.1118477"}],"container-title":["Journal of Combinatorial Optimization"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10878-008-9148-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10878-008-9148-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10878-008-9148-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T04:18:12Z","timestamp":1559276292000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10878-008-9148-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,4]]},"references-count":60,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,11]]}},"alternative-id":["9148"],"URL":"https:\/\/doi.org\/10.1007\/s10878-008-9148-y","relation":{},"ISSN":["1382-6905","1573-2886"],"issn-type":[{"value":"1382-6905","type":"print"},{"value":"1573-2886","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,4,4]]}}}