{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T18:03:13Z","timestamp":1648922593089},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,10,29]],"date-time":"2010-10-29T00:00:00Z","timestamp":1288310400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comb Optim"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1007\/s10878-010-9365-z","type":"journal-article","created":{"date-parts":[[2010,11,2]],"date-time":"2010-11-02T13:38:12Z","timestamp":1288705092000},"page":"274-291","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and approximation for bank selection instruction minimization on partitioned memory architecture"],"prefix":"10.1007","volume":"23","author":[{"given":"Minming","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiantian","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingchao","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,29]]},"reference":[{"issue":"1","key":"9365_CR1","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1145\/966137.966140","volume":"9","author":"J Cho","year":"2004","unstructured":"Cho J, Paek Y, Whalley D (2004) Fast memory bank assignment for fixed-point digital signal processors. ACM Transact Design Automat Electron Syst 9(1):52\u201374","journal-title":"ACM Transact Design Automat Electron Syst"},{"key":"9365_CR2","volume-title":"Computers and intractability: a guide to the theory of NP-completeness","author":"AM Garey","year":"1979","unstructured":"Garey AM, Johnson DS (1979) Computers and intractability: a guide to the theory of NP-completeness. Freeman, San Francisco"},{"key":"9365_CR3","unstructured":"Freescale. http:\/\/www.freescale.com"},{"key":"9365_CR4","doi-asserted-by":"crossref","unstructured":"Kandemir M, Kolcu I, Kadayif I (2002) Influence of loop optimizations on energy consumption of multi-bank memory systems. In: Proceedings of the 11th international conference on compiler construction, pp 276\u2013292","DOI":"10.1007\/3-540-45937-5_20"},{"issue":"2","key":"9365_CR5","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"PR Panda","year":"2001","unstructured":"Panda PR, Catthoor F, Dutt ND, Danckaert K, Brockmeyer E, Kulkarni C, Vandercappelle A, Kjeldsberg PG (2001) Data and memory optimization techniques for embedded systems. ACM Transact Des Automat Electron Syst 6(2):149\u2013206","journal-title":"ACM Transact Des Automat Electron Syst"},{"issue":"3","key":"9365_CR6","doi-asserted-by":"crossref","first-page":"682","DOI":"10.1145\/348019.348570","volume":"5","author":"PR Panda","year":"2000","unstructured":"Panda PR, Dutt ND, Nicolau A (2000) On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems. ACM Transact Design Automat Electron Syst 5(3):682\u2013704","journal-title":"ACM Transact Design Automat Electron Syst"},{"key":"9365_CR7","doi-asserted-by":"crossref","unstructured":"Saghir MAR, Chow P, Lee CG (1996) Exploiting dual data-memory banks in digital signal processors. In: ASPLOS-VII: Proceedings of the 7th international conference on architectural support for programming languages and operating systems, pp 234\u2013243","DOI":"10.1145\/237090.237193"},{"key":"9365_CR8","doi-asserted-by":"crossref","unstructured":"Saghir MAR, Chow P, Lee CG (1996) Exploiting dual data-memory banks in digital signal processors. In: 7th international conference on architectural support for programming languages and operating systems, pp 234\u2013243","DOI":"10.1145\/237090.237193"},{"key":"9365_CR9","doi-asserted-by":"crossref","unstructured":"Scholz B, Burgstaller B, Xue J (2006) Minimizing bank selection instructions for partitioned memory architectures. In: Proceedings of the 2006 international conference on compilers, architecture and synthesis for embedded systems (CASES2006), pp 201\u2013211","DOI":"10.1145\/1176760.1176786"},{"issue":"2","key":"9365_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1331331.1331336","volume":"7","author":"B Scholz","year":"2008","unstructured":"Scholz B, Burgstaller B, Xue J (2008) Minimal placement of bank selection instructions for partitioned memory architectures. ACM Transact Embed Comput Syst 7(2):1\u201332","journal-title":"ACM Transact Embed Comput Syst"},{"key":"9365_CR11","unstructured":"Semico. http:\/\/www.semico.com\/"},{"issue":"2","key":"9365_CR12","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1145\/1059876.1059885","volume":"10","author":"Z Wang","year":"2005","unstructured":"Wang Z, Hu XS (2005) Energy-aware variable partitioning and instruction scheduling for multibank memory architectures. ACM Transact Des Automat Electron Syst 10(2):369\u2013388","journal-title":"ACM Transact Des Automat Electron Syst"},{"key":"9365_CR13","doi-asserted-by":"crossref","unstructured":"Xue CJ, Liu T, Shao Z, et al (2008) Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks. In: ICASSP2008, pp 1453\u20131457","DOI":"10.1109\/ICASSP.2008.4517894"},{"key":"9365_CR14","unstructured":"Yuan M, Wu G, Yu C (2008) Optimizing bank selection instructions by using shared memory. In: The 2008 international conference on embedded software and systems (ICESS2008), pp 447\u2013450"},{"key":"9365_CR15","unstructured":"Zhuang X, Pande S, Greenland JS Jr. (2002) A framework for parallelizing load\/stores on embedded processors. In: PACT \u201902: proceedings of the 2002 international conference on parallel architectures and compilation techniques, pp 68\u201379"},{"key":"9365_CR16","doi-asserted-by":"crossref","unstructured":"Zhuge Q, Xiao B, Sha EH-M (2002) Variable partitioning and scheduling of multiple memory architectures for DSP. In: Proceedings of the 16th international parallel and distributed processing symposium, pp\u00a0332\u2013339","DOI":"10.1109\/IPDPS.2002.1016516"},{"key":"9365_CR17","unstructured":"Zilog. http:\/\/www.zilog.com"}],"container-title":["Journal of Combinatorial Optimization"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10878-010-9365-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10878-010-9365-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10878-010-9365-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T21:33:30Z","timestamp":1559770410000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10878-010-9365-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,29]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["9365"],"URL":"https:\/\/doi.org\/10.1007\/s10878-010-9365-z","relation":{},"ISSN":["1382-6905","1573-2886"],"issn-type":[{"value":"1382-6905","type":"print"},{"value":"1573-2886","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10,29]]}}}