{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:13:10Z","timestamp":1758892390584},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,1,5]],"date-time":"2019-01-05T00:00:00Z","timestamp":1546646400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Med Syst"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1007\/s10916-018-1145-9","type":"journal-article","created":{"date-parts":[[2019,1,5]],"date-time":"2019-01-05T09:54:10Z","timestamp":1546682050000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":15,"title":["An Optimized S-Box Circuit for High Speed AES Design with Enhanced PPRM Architecture to Secure Mammographic Images"],"prefix":"10.1007","volume":"43","author":[{"given":"T.","family":"Manojkumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Karthigaikumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Varatharajan","family":"Ramachandran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,1,5]]},"reference":[{"key":"1145_CR1","unstructured":"National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES). FIPS Publication 197, 2001. \n                    http:\/\/csrc.nist.gov\/encryption\/aes\/index.html"},{"key":"1145_CR2","unstructured":"Gaj, K., Very Compact FPGA Implementation of the AES Algorithm. In Proc. Int. Work. CHES2003, No. 2779, pp. 319\u2013333, 2003."},{"key":"1145_CR3","doi-asserted-by":"crossref","unstructured":"Good, T. and Benaissa, M., Very small FPGA application-specific instruction processor for AES, IEEE Trans. Circ. Sys. I, 53(7), 2006.","DOI":"10.1109\/TCSI.2006.875179"},{"key":"1145_CR4","first-page":"583","volume":"2","author":"G Rouvroy","year":"2004","unstructured":"Rouvroy, G., Standaert, F. X., Quisquater, J. J., and Legat, J., Compact and Efficient Encryption\/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications. Proc. Int. Conf. Cod. Comp. 2:583\u2013587, 2004.","journal-title":"Proc. Int. Conf. Cod. Comp."},{"key":"1145_CR5","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1016\/j.vlsi.2009.05.003","volume":"43","author":"JM Granado-Criado","year":"2010","unstructured":"Granado-Criado, J. M., Vega-Rodriguez, M. A., Sanchez-Perez, J. M., and G\u00f3mez-Pulido, J. A., A new methodology to implement the AES algorithm using partial and dynamic reconfiguration. Integr. VLSI J. 43:72\u201380, 2010.","journal-title":"Integr. VLSI J."},{"key":"1145_CR6","doi-asserted-by":"crossref","unstructured":"Saggese, G. P., Mazzeo, A., Mazzocca, N., and Strollo, A. G. M., An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In: Proc. FPL, pp. 292\u2013302, 2003.","DOI":"10.1007\/978-3-540-45234-8_29"},{"issue":"3","key":"1145_CR7","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/LES.2010.2052401","volume":"2","author":"I Hammad","year":"2010","unstructured":"Hammad, I., Sankary, K. E., and Masry, E. E., High Speed AES Encryptor with Efficient Merging Techniques. IEEE Embed. Syst. Lett. 2(3):67\u201371, 2010.","journal-title":"IEEE Embed. Syst. Lett."},{"key":"1145_CR8","unstructured":"Lin, T. F., Huang, C. T. S., and Wu, C. W., A high-throughput low-cost AES cipher chip\u2016, IEEE Asia-Pacific Conf. ASIC, pp. 85\u201388, 2002."},{"key":"1145_CR9","unstructured":"Mayer, U., Oelsner, C., and Kohler, T., Evaluation of different Rijndael implementations for high end servers, IEEE Int. Symp. Circ. Syst. ISCAS, pp. 348\u2013351, 2002."},{"key":"1145_CR10","unstructured":"Naveen Jarold, K., Karthigaikumar, P., Sivamangai, N.M., Sandhya, R, Asok, S. B., Hardware implementation of DNA based cryptography. 2013 IEEE Conference on Information & Communication Technologies (ICT), 696\u2013700, 2013."},{"issue":"9\u201310","key":"1145_CR11","first-page":"265","volume":"56","author":"M Mali","year":"2005","unstructured":"Mali, M., Novak, F., and Biasizzo, A., Hardware implementation of AES algorithm. J. Electr. Eng. 56(9\u201310):265\u2013269, 2005.","journal-title":"J. Electr. Eng."},{"key":"1145_CR12","doi-asserted-by":"crossref","unstructured":"Karthigaikumar, P., Anitha Christy, N., Siva Mangai, N. M., PSP CO2: An efficient hardware architecture for AES algorithm for high throughput. Wireless Personal Communications, 305\u2013323, 2015.","DOI":"10.1007\/s11277-015-2739-x"},{"key":"1145_CR13","doi-asserted-by":"crossref","unstructured":"Rahimunnisa, K., Karthigaikumar, P., Christy, N., Kumar, S., Jayakumar, J., PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC\u201d, Europian Journal of Computer Science, 173\u2013186, 2013.","DOI":"10.2478\/s13537-013-0112-2"},{"issue":"4","key":"1145_CR14","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S Mangard","year":"2003","unstructured":"Mangard, S., Aigner, M., and Moninikus, S., A highly regular and scalable AES hardware architecture. IEEE Trans. Comput. 52(4):483\u2013491, 2003.","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"1145_CR15","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"RE Bryant","year":"1986","unstructured":"Bryant, R. E., Graph-Based Algorithms for Boolean Function Manipulation. IEEE Trans. on Computers C-35(8):677\u2013691, 1986.","journal-title":"IEEE Trans. on Computers"},{"key":"1145_CR16","first-page":"81","volume":"2162","author":"V Fischer","year":"2001","unstructured":"Fischer, V. et al., Two methods of Rijndael implementation in reconfigurable hardware. Proc. CHES2001, LNCS 2162:81\u201396, 2001.","journal-title":"Proc. CHES2001, LNCS"},{"issue":"3","key":"1145_CR17","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1016\/0890-5401(88)90024-7","volume":"78","author":"T Itoh","year":"1988","unstructured":"Itoh, T., and Tsujii, S., A Fast Algorithm for Computing Multiplicative Inverses in GF(2m) using Normal Bases. Inf. Comput. 78(3):171\u2013177, 1988.","journal-title":"Inf. Comput."},{"key":"1145_CR18","doi-asserted-by":"crossref","unstructured":"Abhitjith, et al., High performance hardware implementation of AES using minimal resources. In Proc. IEEE Int. Conf. Intelligent Syst. Sig. Processing, pp. 338\u2013343, 2013.","DOI":"10.1109\/ISSP.2013.6526931"},{"key":"1145_CR19","doi-asserted-by":"crossref","unstructured":"Tillich, S., Feldhofer, M., and Gro\u00dfsch\u00e4dl, J., Area, delay, and power characteristics of standard-cell implementations of the AES S-box. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Springer Verlag, pp. 457\u2013466, 2006.","DOI":"10.1007\/11796435_46"},{"key":"1145_CR20","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Macchetti, M., Negri, L., and Frangneto, P., Power-efficient ASIC synthesis of cryptographic S-boxes. In: Proc. the 14th ACM Great Lakes symposium on VLSI (GLSVLSI 2004), pp. 277\u2013281, 2004.","DOI":"10.1145\/988952.989019"},{"issue":"4","key":"1145_CR21","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1142\/S0218126607003873","volume":"16","author":"A Aziz","year":"2007","unstructured":"Aziz, A., and Ikram, N., Memory efficient implementation of AESS-boxes on FPGA. J. Circuits, Systems, and Computers 16(4):603\u2013611, 2007.","journal-title":"J. Circuits, Systems, and Computers"},{"key":"1145_CR22","doi-asserted-by":"crossref","unstructured":"Manoj kumar, T., et al., FPGA implementation of an optimized key expansion module of AES algorithm for secure transmission of personal ECG signals. in Design Automation for Embedded Systems, 2017.","DOI":"10.1007\/s10617-017-9189-5"},{"key":"1145_CR23","first-page":"239","volume":"2248","author":"A Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., and Munetoh, S., A compact rijndael hardware architecture with S-box optimization. Advances in Cryptology \u2013 ASIACRYPT 2248:239\u2013254, 2001.","journal-title":"Advances in Cryptology \u2013 ASIACRYPT"},{"key":"1145_CR24","unstructured":"Badillo, I. A., Uribe, C. F., and Para, R. C., Design and implementation of an FPGA-based 1.452 Gbps nonpipelined AES architecture. In Proc. of the International Conference on Computational Science and its applications, Lecture Notes in Computer Science, Springer-Verlag, 3982, pp. 446\u2013455, 2006."},{"issue":"4","key":"1145_CR25","first-page":"304","volume":"8","author":"ES Abuelyman","year":"2008","unstructured":"Abuelyman, E. S., and Alsehibani, A. A. S., An optimizedimplementation of the S-Box using residue of prime numbers. International Journal of Computer Science and Network Security 8(4):304\u2013309, 2008.","journal-title":"International Journal of Computer Science and Network Security"},{"key":"1145_CR26","unstructured":"Trejo, E. L., Henriquez, F. R., and Perez, A. D., An efficient FPGA implementation of CCM using AES. In Proc. of the 8th International Conference on Information Security and Cryptology, Lecture Notes in Computer Science, Springer-Verlag, pp. 208\u2013215, 2005."},{"key":"1145_CR27","first-page":"53","volume":"2162","author":"H Kuo","year":"2001","unstructured":"Kuo, H. et al., Architectural Optimization for a 1.82 Gbits\/sec VLSI Implementation of the AES Rijndael Algorithm. Proc. CHES2001, LNCS 2162:53\u201367, 2001.","journal-title":"Proc. CHES2001, LNCS"},{"key":"1145_CR28","first-page":"22","volume":"6","author":"SK Reddy","year":"2011","unstructured":"Reddy, S. K., Saktivel, R., and Paneeth, P., VLSI implementation of AES crypto processor for high throughput. International Journal of Advanced Engineering Sciences and Technologies 6:22\u201326, 2011.","journal-title":"International Journal of Advanced Engineering Sciences and Technologies"},{"key":"1145_CR29","doi-asserted-by":"crossref","unstructured":"Chen, C.-N., and Yen, S.-M., Differential Fault Analysis on AES Key Schedule and Some Countermeasures. Information Security and Privacy, 118\u2013129, 2003.","DOI":"10.1007\/3-540-45067-X_11"},{"key":"1145_CR30","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1016\/j.micpro.2004.12.001","volume":"29","author":"SM Yoo","year":"2005","unstructured":"Yoo, S. M., Kotturi, D., Pan, D. W., and Blizzard, J., An AES crypto chip using a high speed parallel pipelined architecture. Microprocess. Microsyst. 29:317\u2013326, 2005.","journal-title":"Microprocess. Microsyst."},{"key":"1145_CR31","doi-asserted-by":"crossref","unstructured":"Fischer, V., and Drutarovsk, M., Two methods of Rijndael implementation in Reconfigurable Hardware, Cryptographic Hardware and Embedded Systems, CHES, pp. 77\u201392, 2001.","DOI":"10.1007\/3-540-44709-1_8"},{"issue":"15","key":"1145_CR32","doi-asserted-by":"publisher","first-page":"1115","DOI":"10.1049\/el:20030746","volume":"39","author":"FR Henriquez","year":"2003","unstructured":"Henriquez, F. R., Saqib, N. A., and Perez, A. D., 4.2 Gbits\/s single chipFPGA implementation of AES algorithm. Electron. Lett. 39(15):1115\u20131116, 2003.","journal-title":"Electron. Lett."},{"key":"1145_CR33","unstructured":"Morioka, S. and Satoh, A., A 10 Gbps Full-AES Crypto Design with a Twisted-BDD SBoxArchitecture. 2002 IEEE Intl. Conf. on Computer Design, 2002."},{"key":"1145_CR34","first-page":"172","volume":"1","author":"S Morioka","year":"2002","unstructured":"Morioka, S., and Satoh, A., An Optimized S-Box Circuit Architecture for Low Power AES Design. CHES 1:172\u2013186, 2002.","journal-title":"CHES"}],"container-title":["Journal of Medical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10916-018-1145-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10916-018-1145-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10916-018-1145-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,5]],"date-time":"2020-01-05T00:07:45Z","timestamp":1578182865000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10916-018-1145-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,5]]},"references-count":34,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,2]]}},"alternative-id":["1145"],"URL":"https:\/\/doi.org\/10.1007\/s10916-018-1145-9","relation":{},"ISSN":["0148-5598","1573-689X"],"issn-type":[{"value":"0148-5598","type":"print"},{"value":"1573-689X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,5]]},"assertion":[{"value":"13 July 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 December 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 January 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"31"}}