{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,5]],"date-time":"2025-06-05T04:51:56Z","timestamp":1749099116854,"version":"3.37.3"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T00:00:00Z","timestamp":1545177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T00:00:00Z","timestamp":1545177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Mobile Netw Appl"],"published-print":{"date-parts":[[2019,2,15]]},"DOI":"10.1007\/s11036-018-1200-2","type":"journal-article","created":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T11:28:07Z","timestamp":1545218887000},"page":"224-233","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["High Performance Reversible Direct Data Synthesizer for Radio Frequency Applications"],"prefix":"10.1007","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0551-9429","authenticated-orcid":false,"given":"R. M.","family":"Bommi","sequence":"first","affiliation":[]},{"given":"S. Selvakumar","family":"Raja","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,12,19]]},"reference":[{"key":"1200_CR1","doi-asserted-by":"crossref","unstructured":"Hung WNN, Song X, Yang G, Perkowski M (2004) Quantum logic synthesis by symbolic reachability analysis. Proc Design Auto Conf (San Diego, California, USA: 838-841","DOI":"10.1145\/996566.996790"},{"key":"1200_CR2","doi-asserted-by":"crossref","unstructured":"Allahyari-Abhari A, Wille R, Drechsler R (2015) An examination of the NCV-|v1| Quantum library based on minimal circuits. Proc 45th Int Symp Multiple-Valued Logic (Waterloo, Canada)","DOI":"10.1109\/ISMVL.2015.25"},{"key":"1200_CR3","doi-asserted-by":"crossref","unstructured":"Al-Rabadi AN (2009) Closed\u2013System quantum logic network implementation of the viterbi algorithm. Facta Universitatis Ser Elec Energy 22, Pg.11-13.","DOI":"10.2298\/FUEE0901001A"},{"key":"1200_CR4","doi-asserted-by":"crossref","unstructured":"Feynman R (1985) Quantum mechanical computers. Optics News 11, Pg. 11-20.","DOI":"10.1364\/ON.11.11.000020"},{"key":"1200_CR5","first-page":"3457","volume":"52","author":"A Barenco","year":"1995","unstructured":"Barenco A, Bennet CH, Cleve R, Di Vinchenzo D, Margolus N, Shor P, Sleator T, Smolin J, Weinfurter H (1995) Elementary gates for quantum computation. Am Phys Soc 52:3457\u20133467","journal-title":"Am Phys Soc"},{"key":"1200_CR6","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennet","year":"1973","unstructured":"Bennet CH (1973) Logical reversibility of computation. IBM J Res Dev 17:525","journal-title":"IBM J Res Dev"},{"key":"1200_CR7","doi-asserted-by":"crossref","unstructured":"Abbasalizadeh S, Forouzandeh B, Aghababa (2013), H. 4 bit comparator design based on reversible logic gates. Lect Notes Inform Theory","DOI":"10.12720\/lnit.1.3.86-88"},{"key":"1200_CR8","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183","journal-title":"IBM J Res Dev"},{"key":"1200_CR9","unstructured":"Garipelly R, Kiran PM, Kumar AS (2013) A review on reversible logic gates and their implementation. Int J Emerg Technol Adv Eng 3"},{"key":"1200_CR10","unstructured":"Kharchenko HV, Tkalich IO, Vdovychenko YI (2009) Design ASIC-based frequency synthesizer. CADSM\u20192009: 164\u2013165"},{"key":"1200_CR11","doi-asserted-by":"publisher","unstructured":"Kerntopf P, Perkowaski MA, Khan MHA (2004) On universality of general reversible multiple-valued logic gates. Proc 34th Int Sym Multiple-Valued Logic: 68\u201373. doi:https:\/\/doi.org\/10.1109\/ISMVL.2004.1319922","DOI":"10.1109\/ISMVL.2004.1319922"},{"key":"1200_CR12","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T (1982) Conservative logic. Intl J Theor Phys 21:219\u2013253","journal-title":"Intl J Theor Phys"},{"key":"1200_CR13","doi-asserted-by":"crossref","unstructured":"Christo MS, Meenakshi S (2017) Enhancing rumor riding protocol in P2P network with Cryptographic puzzle through challenge question method. Comput Electr Eng","DOI":"10.1016\/j.compeleceng.2017.02.008"},{"key":"1200_CR14","unstructured":"Wang M, Wen Z, Chen L, Zhang Y (2008) A novel Dll-based configurable frequency synthesizer. IEEE Int Conf Neural Netw Sign Process Zhenjiang, China"},{"key":"1200_CR15","volume-title":"IEEE","author":"H Omran","year":"2009","unstructured":"Omran H, Sharaf K, Ibrahim M (2009) An All-Digital Direct Digital Synthesizer Fully Implemented on FPGA. In: IEEE"},{"key":"1200_CR16","doi-asserted-by":"publisher","unstructured":"Khilar S, Parmar K, S, Dasgupta KS (2008) Design and analysis of direct digital frequency synthesizer. 2008 First Int Conf Emerg Trends Eng Technol. https:\/\/doi.org\/10.1109\/icetet.2008.60","DOI":"10.1109\/icetet.2008.60"},{"key":"1200_CR17","unstructured":"Rust J, Paul S (2012) A direct digital frequency synthesizer based on automatic nonuniform piecewise function generation. 20th Eur Sign Process Conf (EUSIPCO 2012)"},{"key":"1200_CR18","doi-asserted-by":"crossref","unstructured":"Mehra R, Kamboj B (2012) Efficient FPGA implementation of direct digital frequency synthesizer for software radios. Int J Comput Appl (0975 \u2013 8887) 37(10)","DOI":"10.5120\/4645-6714"},{"key":"1200_CR19","unstructured":"Omran QK, Islam MT, Misran N (2013) A new approach to the design of low-complexity direct digital frequency synthesizer. PRZEGL\u0104D ELEKTROTECHNICZNY, ISSN 0033-2097, R. 89 NR 5"},{"issue":"5","key":"1200_CR20","first-page":"327","volume":"8","author":"Z Jianga","year":"2013","unstructured":"Jianga Z, Xub R, Huangc H, Dongd C (2013) Design of a ROM-less direct digital frequency synthesizer on FPGA. Int J Signal Process Image Process Pattern Recogn 8(5):327\u2013340","journal-title":"Int J Signal Process Image Process Pattern Recogn"},{"issue":"7703","key":"1200_CR21","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1038\/s41586-018-0065-7","volume":"557","author":"DT Spencer","year":"2018","unstructured":"Spencer DT, Drake T, Briles TC, Stone J, Sinclair LC, Fredrick C, Papp SB (2018) An optical-frequency synthesizer using integrated photonics. Nature 557(7703):81\u201385","journal-title":"Nature"},{"key":"1200_CR22","unstructured":"A Technical Tutorial on Digital Data Synthesizer, Analog Devices. https:\/\/www.analog.com\/media\/...\/tutorials\/450968421DDS_Tutorial_rev12-2-99"},{"key":"1200_CR23","doi-asserted-by":"crossref","unstructured":"Naguboina GC, Anusudha K (2017) Design and synthesis of combinational circuits using reversible decoder in Xilinx. IEEE Int Conf Comput Commun Signal Process (ICCCSP-2017)","DOI":"10.1109\/ICCCSP.2017.7944062"},{"key":"1200_CR24","unstructured":"Vankka J (2005) Digital synthesizers and transmitters for software radio. Springer"},{"key":"1200_CR25","volume-title":"The quest for the quantum computer","author":"J Brown","year":"2000","unstructured":"Brown J (2000) The quest for the quantum computer. Touchstone, New York"}],"container-title":["Mobile Networks and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11036-018-1200-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11036-018-1200-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11036-018-1200-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,13]],"date-time":"2021-07-13T20:15:51Z","timestamp":1626207351000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11036-018-1200-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,19]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,2,15]]}},"alternative-id":["1200"],"URL":"https:\/\/doi.org\/10.1007\/s11036-018-1200-2","relation":{},"ISSN":["1383-469X","1572-8153"],"issn-type":[{"type":"print","value":"1383-469X"},{"type":"electronic","value":"1572-8153"}],"subject":[],"published":{"date-parts":[[2018,12,19]]},"assertion":[{"value":"19 December 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}