{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T15:42:43Z","timestamp":1757778163834,"version":"3.37.3"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T00:00:00Z","timestamp":1565308800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T00:00:00Z","timestamp":1565308800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Multimed Tools Appl"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1007\/s11042-019-08040-y","type":"journal-article","created":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T07:02:51Z","timestamp":1565334171000},"page":"89-117","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Efficient half-precision floating point multiplier targeting color space conversion"],"prefix":"10.1007","volume":"79","author":[{"given":"J. Jean Jenifer","family":"Nesam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1010-5178","authenticated-orcid":false,"given":"S.","family":"Sivanantham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,9]]},"reference":[{"issue":"9","key":"8040_CR1","doi-asserted-by":"publisher","first-page":"862","DOI":"10.1049\/iet-spr.2011.0392","volume":"6","author":"A Ahmad","year":"2012","unstructured":"Ahmad A, Amira A, Rabah H, Berviller Y (2012) Medical image denoising on field programmable gate array using finite Radon transform. IET Signal Process 6 (9):862\u2013870","journal-title":"IET Signal Process"},{"issue":"2","key":"8040_CR2","first-page":"409","volume":"64","author":"E Antelo","year":"2017","unstructured":"Antelo E, Montuschi P, Nannarelli A (2017) Improved 64-bit Radix-16 Booth Multiplier Based on Partial Product Array Height Reduction. IEEE Trans Circ Syst I: Reg Paper 64(2):409\u2013418","journal-title":"IEEE Trans Circ Syst I: Reg Paper"},{"key":"8040_CR3","doi-asserted-by":"publisher","first-page":"991","DOI":"10.1007\/978-3-540-30117-2_113","volume":"12","author":"F Bensaali","year":"2004","unstructured":"Bensaali F, Amira A (2004) Design and efficient FPGA implementation of an RGB to YCrcb color space converter using distributed arithmetic. Springer Lect Notes Comput Sci 12:991\u2013995","journal-title":"Springer Lect Notes Comput Sci"},{"key":"8040_CR4","unstructured":"Borwankar RM, Ludwig R (2017) A FPGA-based feature extraction using reconfigurable rotated wavelet transform for various classification schemes. In: IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), pp 969\u2013972"},{"key":"8040_CR5","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/TVLSI.2004.825853","volume":"12","author":"KJ Cho","year":"2004","unstructured":"Cho KJ, Lee KC, Chung JG, Parhi KK (2004) Design of low-error fixed-width modified booth multiplier. IEEE Trans Very Large Scale Integr Syst 12:522\u2013531","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"8040_CR6","doi-asserted-by":"crossref","unstructured":"Ehsan S, McDonald MKD (2009) Exploring integral image word length reduction techniques for SURF detector. Second International Conference on Computer and Electrical Engineering, pp 635\u2013639","DOI":"10.1109\/ICCEE.2009.138"},{"issue":"7","key":"8040_CR7","doi-asserted-by":"publisher","first-page":"1460","DOI":"10.1109\/TC.2012.79","volume":"62","author":"N-S Gonzalez","year":"2013","unstructured":"Gonzalez N -S, Tsen C, Schulte MJ (2013) Binary integer Decimal-Based Floating-Point multiplication. IEEE Trans Comput 62(7):1460\u20131466","journal-title":"IEEE Trans Comput"},{"key":"8040_CR8","doi-asserted-by":"crossref","unstructured":"Hashemi S, Bahar RI, Reda S (2015) DRUM: A dynamic range unbiased multiplier for approximate applications. In: Proceedings of International Conference on Computer Aided Design, pp 418\u2013425","DOI":"10.1109\/ICCAD.2015.7372600"},{"issue":"3","key":"8040_CR9","first-page":"319","volume":"64","author":"J Hormigo","year":"2017","unstructured":"Hormigo J, Villalba J (2017) HUB Floating point for improving FPGA implementations of DSP applications. IEEE Trans Circ Syst II: Express Briefs 64 (3):319\u2013323","journal-title":"IEEE Trans Circ Syst II: Express Briefs"},{"key":"8040_CR10","first-page":"1","volume":"754-2008","author":"IEEE Standards Board","year":"2008","unstructured":"IEEE Standards Board (2008) IEEE standard for floating point Arithmetic. ANSI\/IEEE Stand 754-2008:1\u201370","journal-title":"ANSI\/IEEE Stand"},{"key":"8040_CR11","unstructured":"ITU-R Recommendation BT.709-5 (2002) Parameter Values for the HDTV Standards for Production and for International Programme Exchange. International Telecommunication Union"},{"issue":"5","key":"8040_CR12","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1016\/j.mejo.2013.02.021","volume":"44","author":"MK Jaiswal","year":"2013","unstructured":"Jaiswal MK, Cheung RCC (2013) Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support. Microelectron J 44(5):421\u2013430","journal-title":"Microelectron J"},{"issue":"5","key":"8040_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.17485\/ijst\/2016\/v9i5\/87159","volume":"9","author":"JJN Jean","year":"2016","unstructured":"Jean JJN, Sivanantham S (2016) An Efficient Single Precision Floating Point Multiplier Architecture based on Classical Recoding Algorithm. Indian Journal of Science and Technology 9(5):1\u20137. \nhttps:\/\/doi.org\/10.17485\/ijst\/2016\/v9i5\/87159","journal-title":"Indian Journal of Science and Technology"},{"key":"8040_CR14","unstructured":"Jean JJN, Sivanantham S (2017) An area-efficient 32-bit floating point multiplier using hybrid GPPs addition. International conference on Microelectronic Devices. Circuits and Systems (ICMDCS), pp 1\u20134"},{"issue":"8","key":"8040_CR15","doi-asserted-by":"publisher","first-page":"1183","DOI":"10.1016\/j.micpro.2013.08.007","volume":"37","author":"X Jiang","year":"2013","unstructured":"Jiang X, Xiao P, Qiu M, Wang G (2013) Performance effects of pipeline architecture on an FPGA-based binary32 floating point multiplier. Microprocess Micro Syst 37(8):1183\u20131191","journal-title":"Microprocess Micro Syst"},{"key":"8040_CR16","unstructured":"Khang TN (2013) Intel half precision floating-point format conversion instructions. \nhttps:\/\/software.intel.com\/en-us\/blogs\/2013\/09\/30\/intel-half-precision-floating-point-format-conversion-instructions"},{"key":"8040_CR17","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1007\/s11265-012-0695-1","volume":"72","author":"SR Kuang","year":"2013","unstructured":"Kuang SR, WU KY, Yu KK (2013) Energy Efficient Multiple-precision floating point multiplier for embedded applications. J sign Process Syst 72:43\u201355","journal-title":"J sign Process Syst"},{"key":"8040_CR18","doi-asserted-by":"crossref","unstructured":"Lacassagne L, Etiemble D, Kablia SAO (2005) 16-bit floating point instructions for embedded multimedia applications. In: Seventh International Workshop on Computer Architecture for Machine Perception, pp 198\u2013203","DOI":"10.1109\/CAMP.2005.1"},{"key":"8040_CR19","unstructured":"Lastra PJ, Singh M. (2008) Energy-precision tradeoffs in mobile graphics processing units. In: Proceedings of the IEEE International Conference on Computer Design, pp 60\u201367"},{"issue":"4","key":"8040_CR20","doi-asserted-by":"publisher","first-page":"1405","DOI":"10.1016\/j.compeleceng.2013.01.011","volume":"40","author":"ZG Liu","year":"2014","unstructured":"Liu ZG, Du SY, Yang Y, Ji XH (2014) A fast algorithm for color space conversion and rounding error analysis based on fixed-point digital signal processors. Comput Electr Eng 40(4):1405\u20131414","journal-title":"Comput Electr Eng"},{"issue":"15","key":"8040_CR21","doi-asserted-by":"publisher","first-page":"6041","DOI":"10.1007\/s11042-014-1906-5","volume":"74","author":"Y Liu","year":"2015","unstructured":"Liu Y, Zhang Y, Zhang C (2015) A fast algorithm for YCbCr to perception color model conversion based on fixed-point DSP. Multimed Tools Appl 74(15):6041\u20136067","journal-title":"Multimed Tools Appl"},{"issue":"8","key":"8040_CR22","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"W Liu","year":"2017","unstructured":"Liu W, Qian L, Wang C, Jiang H, Han J, Lombardi F (2017) Design of approximate radix-4 booth multipliers for Error-Tolerant computing. IEEE Trans Comput 66(8):1435\u20131441","journal-title":"IEEE Trans Comput"},{"key":"8040_CR23","doi-asserted-by":"crossref","unstructured":"Mallipeddi S, Stine JE (2015) Revisiting redundant Booth with bias multipliers. In: IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), pp 1\u20134","DOI":"10.1109\/MWSCAS.2015.7282198"},{"issue":"6","key":"8040_CR24","doi-asserted-by":"publisher","first-page":"1180","DOI":"10.1109\/TVLSI.2014.2333366","volume":"23","author":"S Narayanamoorthy","year":"2015","unstructured":"Narayanamoorthy S, Moghaddam HA, Liu Z, Park T, Kim NS (2015) Energy-efficient approximate multiplication for digital signal processing and classification applications. IEEE Trans VLSI Syst 23(6):1180\u20131184","journal-title":"IEEE Trans VLSI Syst"},{"key":"8040_CR25","unstructured":"Patrick K (2012) Performance benefits of half precision floats. \nhttps:\/\/software.intel.com\/en-us\/articles\/performance-benefits-of-half-precision-floats"},{"issue":"4","key":"8040_CR26","doi-asserted-by":"publisher","first-page":"747","DOI":"10.1109\/TVLSI.2018.2881105","volume":"27","author":"TH Pham","year":"2019","unstructured":"Pham TH, Tran P, Lam S (2019) High-throughput and Area-Optimized Architecture for rBRIEF Feature Extraction. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(4):747\u2013756","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"11","key":"8040_CR27","doi-asserted-by":"publisher","first-page":"2623","DOI":"10.1109\/TCAD.2018.2857262","volume":"37","author":"H Saadat","year":"2018","unstructured":"Saadat H, Bokhari H, Parameswaran S (2018) Minimally biased multipliers for approximate integer and Floating-Point multiplication. IEEE Trans Comput-Aided Des Integr Circ Syst 37(11):2623\u20132635","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"8040_CR28","unstructured":"SIPI Image Database. \nhttp:\/\/sipi.usc.edu\/database"},{"key":"8040_CR29","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/92.845894","volume":"8","author":"JYF Tong","year":"2000","unstructured":"Tong JYF, Nagle D, Rutenbar RA (2000) Reducing power by optimizing the necessary precision\/range of floating-point arithmetic. IEEE Trans Very Large Scale Integr Syst 8:273\u2013286","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"5","key":"8040_CR30","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/TVLSI.2016.2643639","volume":"25","author":"S Venkatachalam","year":"2017","unstructured":"Venkatachalam S, Ko SB (2017) Design of power and area efficient approximate multipliers. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(5):1782\u20131786","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"8040_CR31","unstructured":"Warden P (2015) Why are 8 bits enough for deep neural networks. \nhttps:\/\/petewarden.com\/2015\/05\/23\/why-are-eight-bits-enough-for-deep-neural-networks"},{"issue":"4","key":"8040_CR32","first-page":"306","volume":"8","author":"KY Wu","year":"2013","unstructured":"Wu KY, Liang YKK, Kuang SR (2013) An exact method for estimating maximum errors of multi-mode floating-point iterative booth multiplier. Int J Comput Sci Eng 8(4):306\u2013315","journal-title":"Int J Comput Sci Eng"},{"key":"8040_CR33","unstructured":"Xu N, Kim YT (2009) Luminance preserving color conversion for 24-bit RGB displays. In: IEEE 13th International Symposium on Consumer Electronics, pp 271\u2013275"},{"key":"8040_CR34","doi-asserted-by":"crossref","unstructured":"Xue J, Cao X (2012) Color space conversion based on FPGA. In: IEEE International Conference on Computer Science and Automation Engineering (CSAE), pp 422\u2013425","DOI":"10.1109\/CSAE.2012.6272806"},{"issue":"12","key":"8040_CR35","doi-asserted-by":"publisher","first-page":"9487","DOI":"10.1109\/TIE.2017.2708028","volume":"64","author":"R Yahiaoui","year":"2017","unstructured":"Yahiaoui R, Alilat F, Loumi S (2017) Parallelization of Fuzzy ARTMAP Architecture on FPGA: Multispectral Classification of ALSAT-2A Images. IEEE Trans Ind Electron 64(12):9487\u20139495","journal-title":"IEEE Trans Ind Electron"},{"issue":"4","key":"8040_CR36","doi-asserted-by":"publisher","first-page":"1490","DOI":"10.1109\/TCE.2007.4429242","volume":"53","author":"Y Yang","year":"2007","unstructured":"Yang Y, Yuhua P, Zhaoguang L (2007) A Fast Algorithm for YCbcr to RGB Conversion. IEEE Trans Consum Electron 53(4):1490\u20131493","journal-title":"IEEE Trans Consum Electron"},{"issue":"2","key":"8040_CR37","first-page":"236","volume":"65","author":"Z Zhang","year":"2018","unstructured":"Zhang Z, He Y (2018) A Low-Error Energy-Efficient Fixed-Width booth multiplier with Sign-Digit-Based conditional probability estimation. IEEE Trans Circ Syst II: Express Briefs 65(2):236\u2013240","journal-title":"IEEE Trans Circ Syst II: Express Briefs"},{"key":"8040_CR38","doi-asserted-by":"crossref","unstructured":"Zhang X, Dai J, Pang C, Zou F (2012) New chroma intra prediction modes based on a linear model for HEVC. In: 19th IEEE International Conference on Image Processing, pp 197\u2013200","DOI":"10.1109\/ICIP.2012.6466829"}],"container-title":["Multimedia Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11042-019-08040-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11042-019-08040-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11042-019-08040-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T23:17:04Z","timestamp":1596842224000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11042-019-08040-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,9]]},"references-count":38,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2020,1]]}},"alternative-id":["8040"],"URL":"https:\/\/doi.org\/10.1007\/s11042-019-08040-y","relation":{},"ISSN":["1380-7501","1573-7721"],"issn-type":[{"type":"print","value":"1380-7501"},{"type":"electronic","value":"1573-7721"}],"subject":[],"published":{"date-parts":[[2019,8,9]]},"assertion":[{"value":"20 August 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 June 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 July 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 August 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}