{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:28:21Z","timestamp":1740122901694,"version":"3.37.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"41-42","license":[{"start":{"date-parts":[[2020,8,15]],"date-time":"2020-08-15T00:00:00Z","timestamp":1597449600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,8,15]],"date-time":"2020-08-15T00:00:00Z","timestamp":1597449600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 106-2221-E-024-005"],"award-info":[{"award-number":["MOST 106-2221-E-024-005"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Multimed Tools Appl"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1007\/s11042-020-09505-1","type":"journal-article","created":{"date-parts":[[2020,8,15]],"date-time":"2020-08-15T11:02:42Z","timestamp":1597489362000},"page":"30583-30599","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding"],"prefix":"10.1007","volume":"79","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3174-9367","authenticated-orcid":false,"given":"Chi-Chou","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,8,15]]},"reference":[{"key":"9505_CR1","doi-asserted-by":"publisher","first-page":"1557","DOI":"10.1109\/TIFS.2019.2945190","volume":"15","author":"E Altinisik","year":"2020","unstructured":"Altinisik E, Tasdemir K, Sencar HT (2020) Mitigation of H.264 and H.265 video compression for reliable PRNU estimation. IEEE Transactions on Information Forensics and Security 15:1557\u20131571","journal-title":"IEEE Transactions on Information Forensics and Security"},{"issue":"1","key":"9505_CR2","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MM.2014.1","volume":"34","author":"D Andrews","year":"2014","unstructured":"Andrews D (2014) Operating Systems Research for Reconfigurable Computing. IEEE Micro 34(1):54\u201358","journal-title":"IEEE Micro"},{"key":"9505_CR3","unstructured":"Bahtat M, Belkouch S, Elleaume P, Le Gall P (2012) Efficient Implementation Scheme of a Real-time Radar Beam Former on a VLIW DSP Processor, TMS320C66x TI DSP Implementation. IEEE International Conference on Complex Systems 1\u20136"},{"key":"9505_CR4","unstructured":"Baj\u010dinovci V, Vranje\u0161 M, Babi\u0107 D, Kova\u010devi\u0107 B (2017) Subjective and Objective Quality Assessment of MPEG-2, H.264 and H.265 Videos. International Symposium ELMAR, Zadar 73\u201377"},{"key":"9505_CR5","doi-asserted-by":"crossref","unstructured":"Casta\u00f1eda O, Bobbett M, Gallyas-Sanhueza A, Studer C (2019) PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations. IEEE International Conference on Application-specific Systems, Architectures and Processors 149\u2013156","DOI":"10.1109\/ASAP.2019.000-9"},{"key":"9505_CR6","doi-asserted-by":"crossref","unstructured":"Chan W, Tseng Y, Lin Y, Chien S (2014) Coarse-grained reconfigurable stream processor for distributed smart cameras. IEEE Workshop on Signal Processing Systems (SiPS) 1\u20136","DOI":"10.1109\/SiPS.2014.6986097"},{"issue":"1","key":"9505_CR7","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/JSSC.2010.2080550","volume":"46","author":"S Dighe","year":"2011","unstructured":"Dighe S, Vangal SR, Aseron P, Kumar S, Jacob T, Bowman KA, Howard J, Tschanz J, Erraguntla V, Borkar N, De VK, Borkar S (2011) Within-die variation-aware dynamic-voltage-frequency-scaling with optimal Core allocation and thread hopping for the 80-Core TeraFLOPS processor. IEEE J Solid State Circuits 46(1):184\u2013193","journal-title":"IEEE J Solid State Circuits"},{"key":"9505_CR8","doi-asserted-by":"crossref","unstructured":"D\u00fclger \u00d6, O\u011fuzt\u00fcz\u00fcn H, Demirekler M (2015) Implementation of the sampling importance resampling particle filter algorithm in graphics processing unit. Signal Processing and Communications Applications Conference 2195\u20132198","DOI":"10.1109\/SIU.2015.7130310"},{"key":"9505_CR9","doi-asserted-by":"crossref","unstructured":"Fawaz K, Arslan T, Lindsay I (2009) Implementation of Highly Pipelined Datapaths on a Reconfigurable Asynchronous Substrate. NASA\/ESA Conference on Adaptive Hardware and Systems 112\u2013119","DOI":"10.1109\/AHS.2009.56"},{"key":"9505_CR10","doi-asserted-by":"crossref","unstructured":"Fujimori T, Watanabe M (2018) High Total-ionizing-dose Tolerance Field Programmable Gate Array. IEEE International Symposium on Circuits and Systems (ISCAS) 1\u20134","DOI":"10.1109\/ISCAS.2018.8351543"},{"key":"9505_CR11","doi-asserted-by":"crossref","unstructured":"A. Guerrieri, S. Kashani-Akhavan, P. Lombardi, B. Belhadj and P. Ienne (2018) A dynamically reconfigurable platform for high-performance and low-power on-board processing. NASA\/ESA Conference on Adaptive Hardware and Systems (AHS) 74\u201381","DOI":"10.1109\/AHS.2018.8541452"},{"key":"9505_CR12","doi-asserted-by":"crossref","unstructured":"Iwamoto J, Zhang R, Nakashima Y (2019) Evaluation of a Chained Systolic Array with High-Speed Links. International Symposium on Computing and Networking Workshops 71\u201377","DOI":"10.1109\/CANDARW.2019.00021"},{"key":"9505_CR13","doi-asserted-by":"crossref","unstructured":"Kanoun K, Ruggiero M, Atienza D, Schaar MVD (2014) Low Power and Scalable Many-Core Architecture for Big-Data Stream Computing. IEEE Computer Society Annual Symposium on VLSI 468\u2013473","DOI":"10.1109\/ISVLSI.2014.77"},{"issue":"3","key":"9505_CR14","doi-asserted-by":"publisher","first-page":"858","DOI":"10.1109\/TPDS.2014.2312924","volume":"26","author":"C-C Kao","year":"2015","unstructured":"Kao C-C (2015) Performance-Oriented Partitioning for Task Scheduling of Parallel Reconfigurable Architectures. IEEE Transactions on Parallel and Distributed Systems 26(3):858\u2013867","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"9505_CR15","unstructured":"Langdon JH, McAleavey SA (2014) Real-time single track location ultrasound elasticity imaging using graphic processing units. IEEE Western New York Image and Signal Processing Workshop 42\u201346"},{"issue":"1","key":"9505_CR16","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/TSUSC.2018.2800717","volume":"4","author":"Y Li","year":"2019","unstructured":"Li Y, Si J, Ma S, Hu X (2019) Using Energy-Aware Scheduling Weather Forecast Based Harvesting for Reconfigurable Hardware. IEEE Transactions on Sustainable Computing 4(1):109\u2013117","journal-title":"IEEE Transactions on Sustainable Computing"},{"key":"9505_CR17","doi-asserted-by":"crossref","unstructured":"Lin Z, Sinha S, Liang H, Feng L, Zhang W (2018) Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors. IEEE Transactions on Multi-Scale Computing Systems 4. 2. 152\u2013162","DOI":"10.1109\/TMSCS.2017.2754378"},{"key":"9505_CR18","unstructured":"Liu L et al. (2013) Implementation of multi-standard video decoding algorithms on a coarse-grained reconfigurable multimedia processor. IEEE international symposium on circuits and systems (ISCAS) 897-900"},{"issue":"10","key":"9505_CR19","doi-asserted-by":"publisher","first-page":"1706","DOI":"10.1109\/TMM.2015.2463735","volume":"17","author":"L Liu","year":"2015","unstructured":"Liu L, Dong W, Zhu M, Wang Y, Yin S, Cao P, Yang J, Wei S (2015) An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding. IEEE Transactions on Multimedia 17(10):1706\u20131720","journal-title":"IEEE Transactions on Multimedia"},{"key":"9505_CR20","doi-asserted-by":"crossref","unstructured":"Liu X, Yan W, Xiang G, Cheng L, Yan Y (2019) A Novel Fast Mode Decision Algorithm for AVS2 Intra Coding. IEEE 4th International Conference on Signal and Image Processing (ICSIP) 850\u2013854","DOI":"10.1109\/SIPROCESS.2019.8868790"},{"issue":"5","key":"9505_CR21","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/TVLSI.2013.2263155","volume":"22","author":"Y Wang","year":"2014","unstructured":"Wang Y, Liu L, Yin S, Zhu M, Cao P, Yang J, Wei S (2014) On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22(5):983\u2013994","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"9505_CR22","doi-asserted-by":"crossref","unstructured":"Weber RJ, Hogan JA, LaMeres BJ (2013) Power Efficiency Benchmarking of a Partially Reconfigurable, Many-tile System Implemented on a Xilinx Virtex-6 FPGA. International Conference on Reconfigurable Computing and FPGAs (ReConFig) 1\u20134","DOI":"10.1109\/ReConFig.2013.6732321"},{"key":"9505_CR23","unstructured":"Won J-H, Jeon Y, Rosenberg JK, Yoon S, Rubin GD, Napel S (2013) Uncluttered Single-Image Visualization of Vascular Structures Using GPU and Integer Programming. IEEE Transactions on Visualization and Computer Graphics 19. 1. 81\u201393"},{"issue":"8","key":"9505_CR24","doi-asserted-by":"publisher","first-page":"1496","DOI":"10.1109\/TVLSI.2012.2211049","volume":"21","author":"RB Wunderlich","year":"2013","unstructured":"Wunderlich RB, Adil F, Hasler P (2013) Floating Gate-Based Field Programmable Mixed-Signal Array. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21(8):1496\u20131505","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"9505_CR25","doi-asserted-by":"publisher","first-page":"5500204","DOI":"10.1109\/LSENS.2017.2782670","volume":"2","author":"T Yamaguchi","year":"2018","unstructured":"Yamaguchi T, Shinoda Y (2018) Multichannel High-Speed Fiber Bragg Grating Interrogation System Utilizing a Field Programmable Gate Array. IEEE Sensors Letters 2(1):5500204","journal-title":"IEEE Sensors Letters"},{"key":"9505_CR26","unstructured":"Yang X, Liu L, Yin S, Zhu M, Jia W, Wei S (2011) Mapping Deblocking Algorithm of H.264 Decoder onto a Reconfigurable Array Architecture. International Conference on Consumer Electronics, Communications and Networks (CECNet) 4166\u20134169"},{"key":"9505_CR27","doi-asserted-by":"crossref","unstructured":"Yang C, Zhang H, Wang X, Geng L (2018) An Energy-Efficient and Flexible Accelerator based on Reconfigurable Computing for Multiple Deep Convolutional Neural Networks. IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) 1\u20133","DOI":"10.1109\/ICSICT.2018.8565823"}],"container-title":["Multimedia Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11042-020-09505-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11042-020-09505-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11042-020-09505-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,14]],"date-time":"2021-08-14T23:38:12Z","timestamp":1628984292000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11042-020-09505-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,15]]},"references-count":27,"journal-issue":{"issue":"41-42","published-print":{"date-parts":[[2020,11]]}},"alternative-id":["9505"],"URL":"https:\/\/doi.org\/10.1007\/s11042-020-09505-1","relation":{},"ISSN":["1380-7501","1573-7721"],"issn-type":[{"type":"print","value":"1380-7501"},{"type":"electronic","value":"1573-7721"}],"subject":[],"published":{"date-parts":[[2020,8,15]]},"assertion":[{"value":"14 August 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 July 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 August 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}