{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:46:33Z","timestamp":1781883993570,"version":"3.54.5"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T00:00:00Z","timestamp":1728518400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T00:00:00Z","timestamp":1728518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Multidim Syst Sign Process"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s11045-024-00895-1","type":"journal-article","created":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T12:02:50Z","timestamp":1728561770000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Design and implementation of optimized 2D FIR symmetric filter architecture using modified McClellan transformation and CSD-CSE"],"prefix":"10.1007","volume":"36","author":[{"given":"Venkata Krishna","family":"Odugu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bitra Janardhana","family":"Rao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Satish","family":"Bojjawar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"U. Appala","family":"Raju","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,10,10]]},"reference":[{"issue":"1","key":"895_CR1","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TMSCS.2017.2695588","volume":"4","author":"M Alawad","year":"2017","unstructured":"Alawad, M., & Lin, M. (2017). Memory-efficient probabilistic 2-D finite impulse response (FIR) filter. IEEE Transactions on Multi-Scale Computing Systems, 4(1), 69\u201382.","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"895_CR2","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1007\/978-981-10-7868-2_42","volume-title":"Artificial Intelligence and Evolutionary Computations in Engineering Systems: proceedings of ICAIECES 2017","author":"A Arumalla","year":"2018","unstructured":"Arumalla, A., & Madhavi, L. M. (2018). A 2x2 block processing architecture for a two-dimensional fir filter using scalable recursive convolution. Artificial Intelligence and Evolutionary Computations in Engineering Systems: proceedings of ICAIECES 2017 (pp. 433\u2013440). Singapore: Springer."},{"issue":"6","key":"895_CR3","first-page":"2298","volume":"66","author":"T Bindima","year":"2019","unstructured":"Bindima, T., & Elias, E. (2019). Low-complexity 2-D digital FIR filters using polyphase decomposition and farrow structure. IEEE Transactions on Circuits and Systems I: Regular Papers, 66(6), 2298\u20132308.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"12","key":"895_CR4","first-page":"2057","volume":"65","author":"T Bindima","year":"2018","unstructured":"Bindima, T., Shahanas, U. K., & Elias, E. (2018). Low complexity fan filters using multiobjective artificial bee colony optimization aided McClellan Transformation for directional filtering. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(12), 2057\u20132061.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"895_CR5","doi-asserted-by":"crossref","unstructured":"Bindima, T., Manuel, M. & Elias, E. An efficient transformation for two dimensional circularly symmetric wideband FIR filters.\u00a02016 IEEE Region 10 Conference (TENCON). IEEE, 2016.","DOI":"10.1109\/TENCON.2016.7848561"},{"issue":"1","key":"895_CR6","first-page":"89","volume":"30","author":"CP Chowdari","year":"2022","unstructured":"Chowdari, C. P., & Seventline, J. B. (2022). Realization of multiplexer logic-based 2-D Block FIR filter using distributed arithmetic. Computer Assisted Methods in Engineering and Science, 30(1), 89\u2013103.","journal-title":"Computer Assisted Methods in Engineering and Science"},{"key":"895_CR7","doi-asserted-by":"publisher","first-page":"1182","DOI":"10.12688\/f1000research.126067.1","volume":"12","author":"CP Chowdari","year":"2023","unstructured":"Chowdari, C. P., & Seventline, J. B. (2023). Implementation of distributed arithmetic-based symmetrical 2D block finite impulse response filter architectures. F1000Research, 12, 1182.","journal-title":"F1000Research"},{"issue":"2","key":"895_CR8","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/s10470-021-01853-8","volume":"108","author":"VD Christilda","year":"2022","unstructured":"Christilda, V. D., & Milton, A. (2022). Speed, power and area efficient 2D FIR digital filter using vedic multiplier with predictor and reusable logic. Analog Integrated Circuits and Signal Processing, 108(2), 323\u2013333.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"895_CR9","doi-asserted-by":"publisher","first-page":"76693","DOI":"10.1109\/ACCESS.2022.3192619","volume":"10","author":"MT Khan","year":"2022","unstructured":"Khan, M. T., Alhartomi, M. A., Alzahrani, S., Shaik, R. A., & Alsulami, R. (2022). Two distributed arithmetic based high throughput architectures of non-pipelined LMS adaptive filters. IEEE Access, 10, 76693\u201376706.","journal-title":"IEEE Access"},{"key":"895_CR10","doi-asserted-by":"publisher","first-page":"2934","DOI":"10.1007\/s00034-017-0698-z","volume":"37","author":"P Kumar","year":"2018","unstructured":"Kumar, P., Shrivastava, P. C., Tiwari, M., & Dhawan, A. (2018). ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic. Circuits, Systems, and Signal Processing, 37, 2934\u20132957.","journal-title":"Circuits, Systems, and Signal Processing"},{"key":"895_CR11","doi-asserted-by":"publisher","first-page":"1099","DOI":"10.1007\/s00034-018-0897-2","volume":"38","author":"P Kumar","year":"2019","unstructured":"Kumar, P., Shrivastava, P. C., Tiwari, M., & Mishra, G. R. (2019). High-throughput, area-efficient architecture of 2-D block FIR filter using distributed arithmetic algorithm. Circuits, Systems, and Signal Processing, 38, 1099\u20131113.","journal-title":"Circuits, Systems, and Signal Processing"},{"key":"895_CR12","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1007\/978-981-32-9775-3_78","volume-title":"Advances in VLSI communication and signal processing select proceedings of VCAS 2018","author":"P Kumar","year":"2020","unstructured":"Kumar, P., Shrivastava, P. C., Tiwari, M., & Dhawan, A. (2020). Realization of efficient architectures for digital filters a survey. In D. Dutta, H. Kar, C. Kumar, & V. Bhadauria (Eds.), Advances in VLSI communication and signal processing select proceedings of VCAS 2018 (pp. 861\u2013882). Singapore: Springer."},{"issue":"2","key":"895_CR13","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1007\/s00034-022-02232-y","volume":"42","author":"GK Kumar","year":"2023","unstructured":"Kumar, G. K., Akurati, R. R., Reddy, V. H. P., Cheemalakonda, S., Chagarlamudi, S., Dasari, B., & Shaik, S. S. (2023). Area-power-and delay-optimized 2D FIR filter architecture for image processing applications. Circuits, Systems, and Signal Processing, 42(2), 780\u2013800.","journal-title":"Circuits, Systems, and Signal Processing"},{"key":"895_CR14","doi-asserted-by":"publisher","first-page":"1550","DOI":"10.1007\/s00034-021-01836-0","volume":"41","author":"Y Li","year":"2022","unstructured":"Li, Y., Zhao, J., Xu, W., & Sun, G. (2022). A low computational complexity scheme for designing linear phase sparse FIR filters. Circuits, Systems, and Signal Processing, 41, 1550\u20131562.","journal-title":"Circuits, Systems, and Signal Processing"},{"key":"895_CR15","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4102","author":"Y Li","year":"2024","unstructured":"Li, Y., Jiaxiang, Z., & Wei, X. (2024). A novel design algorithm for low complexity sparse 2-D FIR filters. International Journal of Circuit Theory and Applications. https:\/\/doi.org\/10.1002\/cta.4102","journal-title":"International Journal of Circuit Theory and Applications"},{"issue":"4","key":"895_CR16","first-page":"746","volume":"58","author":"J-C Liu","year":"2010","unstructured":"Liu, J.-C., & Tai, Y.-L. (2010). Design of 2-D wideband circularly symmetric FIR filters by multiplierless high-order transformation. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(4), 746\u2013754.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"3","key":"895_CR17","doi-asserted-by":"publisher","first-page":"22127","DOI":"10.4236\/jsip.2012.33044","volume":"3","author":"M Manuel","year":"2012","unstructured":"Manuel, M., & Elias, E. (2012). Design of sharp 2D multiplier-less circularly symmetric FIR filter using harmony search algorithm and frequency transformation. Journal of Signal and Information Processing, 3(3), 22127.","journal-title":"Journal of Signal and Information Processing"},{"issue":"1","key":"895_CR18","doi-asserted-by":"publisher","first-page":"660","DOI":"10.1016\/j.engappai.2012.02.010","volume":"26","author":"M Manuel","year":"2013","unstructured":"Manuel, M., & Elias, E. (2013). Design of frequency response masking FIR filter in the canonic signed digit space using modified artificial bee colony algorithm. Engineering Applications of Artificial Intelligence, 26(1), 660\u2013668.","journal-title":"Engineering Applications of Artificial Intelligence"},{"key":"895_CR19","unstructured":"McClellan, J. H. The design of two-dimensional digital filters by transformations. In Proc. 7th Ann. Princeton Conf. Inf. Sci., pp. 247\u2013251, 1973."},{"issue":"7","key":"895_CR20","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1109\/TCS.1976.1084236","volume":"23","author":"RM Mersereau","year":"1976","unstructured":"Mersereau, R. M., Mecklenbr\u00e4uker, W. F., & Quatier, T. F., Jr. (1976). McClellan transformations for two-dimensional digital filtering: I-design. IEEE Transactions on Circuits and Systems, 23(7), 405\u2013414.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"7","key":"895_CR21","first-page":"2885","volume":"69","author":"SM Mohamed","year":"2022","unstructured":"Mohamed, S. M., Sayed, W. S., Radwan, A. G., & Said, L. A. (2022). FPGA implementation of reconfigurable CORDIC algorithm and a memristive chaotic system with transcendental nonlinearities. IEEE Transactions on Circuits and Systems I: Regular Papers, 69(7), 2885\u20132892.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"2","key":"895_CR22","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1049\/ip-cdt:19990201","volume":"146","author":"BK Mohanty","year":"2019","unstructured":"Mohanty, B. K., & Meher, P. K. (2019). High throughput and low-latency implementation of bit-level systolic architecture for 1D and 2D digital filters. IEE Proceedings-Computers and Digital Techniques, 146(2), 91\u201399.","journal-title":"IEE Proceedings-Computers and Digital Techniques"},{"issue":"1","key":"895_CR23","first-page":"120","volume":"61","author":"BK Mohanty","year":"2014","unstructured":"Mohanty, B. K., Meher, P. K., Al-Maadeed, S., & Amira, A. (2014). Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(1), 120\u2013133.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"895_CR24","doi-asserted-by":"crossref","unstructured":"Mohanty, B. K., & Promod, K. M. New scan method and pipeline architecture for VLSI implementation of separable 2-D FIR filters without transposition.\u00a0TENCON 2008\u20132008 IEEE Region 10 Conference. IEEE, 2008.","DOI":"10.1109\/TENCON.2008.4766758"},{"key":"895_CR25","doi-asserted-by":"crossref","unstructured":"Mohanty, B. K., Al-Maadeed, S. & Abbes, A. Systolic architecture for hardware implementation of two-dimensional non-separable filter-bank.\u00a02013 8th IEEE Design and Test Symposium. IEEE, 2013.","DOI":"10.1109\/IDT.2013.6727130"},{"issue":"11","key":"895_CR26","doi-asserted-by":"publisher","first-page":"3653","DOI":"10.1002\/cta.3114","volume":"49","author":"VK Odugu","year":"2021","unstructured":"Odugu, V. K., & Satya, P. K. (2021). An efficient VLSI architecture of 2-D finite impulse response filter using enhanced approximate compressor circuits. International Journal of Circuit Theory and Applications, 49(11), 3653\u20133668.","journal-title":"International Journal of Circuit Theory and Applications"},{"key":"895_CR27","doi-asserted-by":"publisher","first-page":"1385","DOI":"10.1007\/s11045-020-00714-3","volume":"31","author":"Venkata Krishna Odugu","year":"2020","unstructured":"Odugu, Venkata Krishna, Venkata Narasimhulu, C., & Satya Prasad, K. (2020). Design and implementation of low complexity circularly symmetric 2D FIR filter architectures. Multidimensional Systems and Signal Processing, 31, 1385\u20131410.","journal-title":"Multidimensional Systems and Signal Processing"},{"key":"895_CR28","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1016\/j.vlsi.2022.01.004","volume":"84","author":"VK Odugu","year":"2022","unstructured":"Odugu, V. K., Venkata Narasimhulu, C., & Satya Prasad, K. (2022). A novel filter-bank architecture of 2D-FIR symmetry filters using LUT-based multipliers. Integration, 84, 12\u201325.","journal-title":"Integration"},{"issue":"3","key":"895_CR29","first-page":"583","volume":"18","author":"VK Odugu","year":"2022","unstructured":"Odugu, V. K., Venkata Narasimhulu, C., & Satya Prasad, K. (2022). Implementation of low power generic 2D FIR filter bank architecture using memory-based multipliers. Journal of Mobile Multimedia, 18(3), 583\u2013602.","journal-title":"Journal of Mobile Multimedia"},{"key":"895_CR30","doi-asserted-by":"publisher","first-page":"109301","DOI":"10.1016\/j.compeleceng.2024.109301","volume":"118","author":"VS Reddy","year":"2024","unstructured":"Reddy, V. S., Juliet, A. V., Thuraka, E. R., & Odugu, V. K. (2024). Implementation of block-based diagonal and quadrantal symmetry type 2D-FIR filter architectures using DA technique. Computers and Electrical Engineering, 118, 109301.","journal-title":"Computers and Electrical Engineering"},{"key":"895_CR31","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1007\/978-981-32-9775-3_71","volume":"2018","author":"PC Shrivastava","year":"2020","unstructured":"Shrivastava, P. C., Kumar, P., Tiwari, M., & Dhawan, A. (2020). A Brief Survey on Hardware Realization of Two-Dimensional Adaptive Filters. Advances in VLSI, Communication, and Signal Processing: Select Proceedings of VCAS, 2018, 787\u2013796.","journal-title":"Advances in VLSI, Communication, and Signal Processing: Select Proceedings of VCAS"},{"key":"895_CR32","doi-asserted-by":"publisher","first-page":"1458","DOI":"10.1007\/s00034-020-01539-y","volume":"40","author":"PC Shrivastava","year":"2021","unstructured":"Shrivastava, P. C., Kumar, P., Tiwari, M., & Dhawan, A. (2021). Efficient architecture for the realization of 2-D adaptive FIR filter using distributed arithmetic. Circuits, Systems, and Signal Processing, 40, 1458\u20131478.","journal-title":"Circuits, Systems, and Signal Processing"},{"issue":"4","key":"895_CR33","doi-asserted-by":"publisher","first-page":"3684","DOI":"10.11591\/ijece.v12i4.pp3684-3691","volume":"12","author":"TC Singh","year":"2022","unstructured":"Singh, T. C., & Manoj, K. (2022). Design and implementation of two-dimensional digital finite impulse response filter using very high speed integrated circuit hardware description language. International Journal of Electrical and Computer Engineering, 12(4), 3684.","journal-title":"International Journal of Electrical and Computer Engineering"},{"key":"895_CR34","doi-asserted-by":"crossref","unstructured":"Sreelekha, K. R., & Bindiya, T. S. A new multiplier-free transformation for the design of hardware efficient circularly symmetric wideband 2D filters.\u00a0TENCON 2019\u20132019 IEEE Region 10 Conference (TENCON). IEEE, 2019.","DOI":"10.1109\/TENCON.2019.8929423"},{"key":"895_CR35","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2022.103842","volume":"133","author":"KR Sreelekha","year":"2023","unstructured":"Sreelekha, K. R., & Bindiya, T. S. (2023). Design of cost-effective variable bandwidth 2D low-pass, high-pass and band-pass filters with improved circularity. Digital Signal Processing, 133, 103842.","journal-title":"Digital Signal Processing"},{"issue":"20","key":"895_CR36","first-page":"16101","volume":"10","author":"R Sudhashree","year":"2015","unstructured":"Sudhashree, R., & Muthukumaran, N. (2015). Analysis of low complexity memory footprint reduction for delay and area efficient realization of 2D FIR filters. International Journal of Applied Engineering Research, 10(20), 16101\u201316105.","journal-title":"International Journal of Applied Engineering Research"},{"issue":"02","key":"895_CR37","first-page":"56","volume":"14","author":"K Vijetha","year":"2023","unstructured":"Vijetha, K., & Rajendra Naik, B. (2023). High-speed, low Area architecture of 2-D Block FIR Filter Using DA. Journal of Engineering Sciences, 14(02), 56\u201359.","journal-title":"Journal of Engineering Sciences"},{"issue":"6","key":"895_CR38","first-page":"2522","volume":"68","author":"J Wu","year":"2021","unstructured":"Wu, J., Zhan, Y., Peng, Z., Ji, X., Yu, G., Zhao, R., & Wang, C. (2021). Efficient design of spiking neural network with STDP learning based on fast CORDIC. IEEE Transactions on Circuits and Systems I: Regular Papers, 68(6), 2522\u20132534.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"895_CR39","first-page":"540","volume-title":"Advances in intelligent, interactive systems and applications. IISA 2018. Advances in intelligent systems and computing","author":"W Xu","year":"2019","unstructured":"Xu, W., Zhang, R., & Zhao, J. (2019). Design of sparse two-dimensional FIR notch filter based on BP neural network. In F. Xhafa, S. Patnaik, & M. Tavana (Eds.), Advances in intelligent, interactive systems and applications. IISA 2018. Advances in intelligent systems and computing (pp. 540\u2013549). Cham: Springer."},{"key":"895_CR40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3352506","volume-title":"Design of optimal multiplierless FRM-based wideband channelizer With STB","author":"W Zhang","year":"2024","unstructured":"Zhang, W., Luo, K., Zhao, Z., Zhao, X., & Lu, M. (2024). Design of optimal multiplierless FRM-based wideband channelizer With STB. Express Briefs."}],"container-title":["Multidimensional Systems and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11045-024-00895-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11045-024-00895-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11045-024-00895-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T14:22:07Z","timestamp":1763475727000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11045-024-00895-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,10]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["895"],"URL":"https:\/\/doi.org\/10.1007\/s11045-024-00895-1","relation":{},"ISSN":["0923-6082","1573-0824"],"issn-type":[{"value":"0923-6082","type":"print"},{"value":"1573-0824","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,10]]},"assertion":[{"value":"8 May 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 August 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 October 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"1"}}