{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:26:20Z","timestamp":1740122780402,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T00:00:00Z","timestamp":1651449600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T00:00:00Z","timestamp":1651449600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Neural Process Lett"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s11063-022-10814-9","type":"journal-article","created":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T19:02:36Z","timestamp":1651518156000},"page":"2521-2550","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Parallel Reconfigurable Architecture for Scalable LVQ Neural Networks"],"prefix":"10.1007","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9541-8287","authenticated-orcid":false,"given":"Marwa","family":"Gam","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4188-2399","authenticated-orcid":false,"given":"Mohamed","family":"Boubaker","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6758-1944","authenticated-orcid":false,"given":"Khaled","family":"Ben Khalifa","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4846-1722","authenticated-orcid":false,"given":"Mohamed Hedi","family":"Bedoui","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,5,2]]},"reference":[{"key":"10814_CR1","doi-asserted-by":"publisher","DOI":"10.1109\/icme.2017.8019503","author":"F Farooq","year":"2017","unstructured":"Farooq F, Ahmed J, Zheng L (2017) Facial expression recognition using hybrid features and self-organizing maps. Proc IEEE Int Conf Multimed Expo. https:\/\/doi.org\/10.1109\/icme.2017.8019503","journal-title":"Proc IEEE Int Conf Multimed Expo"},{"issue":"2","key":"10814_CR2","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1016\/S0031-3203(03)00224-3","volume":"37","author":"C-L Liu","year":"2004","unstructured":"Liu C-L, Nakashima K, Sako H et al (2004) Hand written digit recognition: investigation of normalization and feature extraction techniques. Pattern Recogn 37(2):265\u2013279. https:\/\/doi.org\/10.1016\/S0031-3203(03)00224-3","journal-title":"Pattern Recogn"},{"issue":"10","key":"10814_CR3","doi-asserted-by":"publisher","first-page":"1750156","DOI":"10.1142\/S0218126617501560","volume":"26","author":"E Alkim","year":"2017","unstructured":"Alkim E, Akleylek S, Kili\u00e7 E (2017) A modified parallel learning vector quantization algorithm for real-time hardware applications. J Circuits Syst Comput 26(10):1750156. https:\/\/doi.org\/10.1142\/S0218126617501560","journal-title":"J Circuits Syst Comput"},{"issue":"1\u20133","key":"10814_CR4","doi-asserted-by":"publisher","first-page":"617","DOI":"10.1016\/S0167-8655(02)00281-7","volume":"24","author":"T \u00d6lmez","year":"2003","unstructured":"\u00d6lmez T, Dokur Z (2003) Classification of heart sounds using an artificial neural network. Pattern Recogn Lett 24(1\u20133):617\u2013629. https:\/\/doi.org\/10.1016\/S0167-8655(02)00281-7","journal-title":"Pattern Recogn Lett"},{"issue":"6","key":"10814_CR5","doi-asserted-by":"publisher","first-page":"597","DOI":"10.1049\/iet-cds.2016.0311","volume":"11","author":"N Chalbi","year":"2017","unstructured":"Chalbi N, Boubaker M, Bedoui MH (2017) Implementation of a low-power LVQ architecture on FPGA. IET Circuits Dev Syst 11(6):597\u2013604. https:\/\/doi.org\/10.1049\/iet-cds.2016.0311","journal-title":"IET Circuits Dev Syst"},{"issue":"2","key":"10814_CR6","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1007\/s00521-016-2465-7","volume":"29","author":"AG Blaiech","year":"2018","unstructured":"Blaiech AG, Khalifa KB, Boubaker M et al (2018) LVQ neural network optimized implementation on FPGA devices with multiple-wordlength operations for real-time systems. Neural Comput Appl 29(2):509\u2013528. https:\/\/doi.org\/10.1007\/s00521-016-2465-7","journal-title":"Neural Comput Appl"},{"key":"10814_CR7","doi-asserted-by":"publisher","first-page":"102106","DOI":"10.1016\/j.bspc.2020.102106","volume":"62","author":"R Sari\u0107","year":"2020","unstructured":"Sari\u0107 R, Joki\u0107 D, Beganovi\u0107 N et al (2020) FPGA-based real-time epileptic seizure classification using Artificial Neural Network. Biomed Signal Process Control 62:102106. https:\/\/doi.org\/10.1016\/j.bspc.2020.102106","journal-title":"Biomed Signal Process Control"},{"issue":"4S","key":"10814_CR8","doi-asserted-by":"publisher","first-page":"04DE05","DOI":"10.7567\/JJAP.54.04DE05","volume":"54","author":"AN Fengwei","year":"2015","unstructured":"Fengwei AN, Akazawa T, Yamasaki S et al (2015) VLSI realization of learning vector quantization with hardware\/software co-design for different applications. Jpn J Appl Phys 54(4S):04DE05. https:\/\/doi.org\/10.7567\/JJAP.54.04DE05","journal-title":"Jpn J Appl Phys"},{"issue":"10","key":"10814_CR9","doi-asserted-by":"publisher","first-page":"3312","DOI":"10.1109\/TCSI.2018.2804946","volume":"65","author":"X Zhang","year":"2018","unstructured":"Zhang X, Fengwei AN, Chen L et al (2018) A modular and reconfigurable pipeline architecture for learning vector quantization. IEEE Trans Circuits Syst I 65(10):3312\u20133325. https:\/\/doi.org\/10.1109\/TCSI.2018.2804946","journal-title":"IEEE Trans Circuits Syst I"},{"key":"10814_CR10","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/tmscs.2016.2619683","volume":"2","author":"F An","year":"2016","unstructured":"An F, Zhang X, Chen L, Mattausch HJ (2016) A memory-based modular architecture for SOM and LVQ with dynamic configuration. IEEE Trans MultiScale Comput Syst 2:234\u2013241. https:\/\/doi.org\/10.1109\/tmscs.2016.2619683","journal-title":"IEEE Trans MultiScale Comput Syst"},{"key":"10814_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.micpro.2017.12.007","volume":"57","author":"M Abadi","year":"2018","unstructured":"Abadi M, Jovanovic S, Khalifa KB et al (2018) A scalable and adaptable hardware NoC-based self organizing map. Microprocess Microsyst 57:1\u201314. https:\/\/doi.org\/10.1016\/j.micpro.2017.12.007","journal-title":"Microprocess Microsyst"},{"issue":"03","key":"10814_CR12","doi-asserted-by":"publisher","first-page":"1950054","DOI":"10.1142\/S0218126619500543","volume":"28","author":"KB Khalifa","year":"2019","unstructured":"Khalifa KB, Bedoui MH (2019) A massively parallel implementation of a modular self-organizing map on FPGAs. J Circuits Syst Comput 28(03):1950054. https:\/\/doi.org\/10.1142\/S0218126619500543","journal-title":"J Circuits Syst Comput"},{"issue":"01","key":"10814_CR13","doi-asserted-by":"publisher","first-page":"2050002","DOI":"10.1142\/S0218126620500024","volume":"29","author":"KB Khalifa","year":"2020","unstructured":"Khalifa KB, Blaiech AG, Abadi M et al (2020) New hardware architecture for self-organizing map used for color vector quantization. J Circuits Syst Comput 29(01):2050002. https:\/\/doi.org\/10.1142\/S0218126620500024","journal-title":"J Circuits Syst Comput"},{"issue":"1","key":"10814_CR14","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1016\/j.micpro.2007.06.004","volume":"32","author":"A Ramirez-Agundis","year":"2008","unstructured":"Ramirez-Agundis A, Gadea-Girones R, Colom-Palero R (2008) A hardware design of a massive-parallel, modular NN-based vector quantizer for real-time video coding. Microprocess Microsyst 32(1):33\u201344. https:\/\/doi.org\/10.1016\/j.micpro.2007.06.004","journal-title":"Microprocess Microsyst"},{"issue":"2","key":"10814_CR15","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1007\/s00521-009-0296-5","volume":"19","author":"M Boubaker","year":"2010","unstructured":"Boubaker M, Akil M, Khalifa KB et al (2010) Implementation of an LVQ neural network with a variable size: algorithmic specification, architectural exploration and optimized implementation on FPGA devices. Neural Comput Appl 19(2):283\u2013297. https:\/\/doi.org\/10.1007\/s00521-009-0296-5","journal-title":"Neural Comput Appl"},{"key":"10814_CR16","doi-asserted-by":"publisher","unstructured":"Marwa G, Mohamed B, Najoua C et al (2017) Parallelism hardware computation for artificial neural network. In: 2017 IEEE\/ACS 14th International Conference on Computer Systems and Applications (AICCSA). IEEE, 2017. pp 1049\u20131055. https:\/\/doi.org\/10.1109\/AICCSA.2017.166","DOI":"10.1109\/AICCSA.2017.166"},{"key":"10814_CR17","doi-asserted-by":"publisher","unstructured":"Finker R, Del Campo I, Echanobe J et al (2013) Multilevel adaptive neural network architecture for implementing single-chip intelligent agents on FPGAs. In: The 2013 International Joint Conference on Neural Networks (IJCNN). IEEE, 2013. pp 1\u20139. https:\/\/doi.org\/10.1109\/IJCNN.2013.6706760","DOI":"10.1109\/IJCNN.2013.6706760"},{"key":"10814_CR18","doi-asserted-by":"publisher","first-page":"103088","DOI":"10.1016\/j.micpro.2020.103088","volume":"76","author":"RS Ram","year":"2020","unstructured":"Ram RS, Prabhaker MLC, Suresh K et al (2020) Dynamic partial reconfiguration enchanced with security system for reduced area and low power consumption. Microprocess Microsyst 76:103088. https:\/\/doi.org\/10.1016\/j.micpro.2020.103088","journal-title":"Microprocess Microsyst"},{"issue":"3","key":"10814_CR19","doi-asserted-by":"publisher","first-page":"431","DOI":"10.1007\/s10766-018-0578-6","volume":"48","author":"RS Ram","year":"2020","unstructured":"Ram RS, Saminathan AG, Prakash SA (2020) An area efficient and low power consumption of run time digital system based on dynamic partial reconfiguration. Int J Parallel Prog 48(3):431\u2013446. https:\/\/doi.org\/10.1007\/s10766-018-0578-6","journal-title":"Int J Parallel Prog"},{"issue":"4","key":"10814_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3193827","volume":"51","author":"K Vipin","year":"2018","unstructured":"Vipin K, Fahmy SA (2018) FPGA dynamic and partial reconfiguration: a survey of architectures, methods, and applications. ACM Comput Surv 51(4):1\u201339. https:\/\/doi.org\/10.1145\/3193827","journal-title":"ACM Comput Surv"},{"issue":"24","key":"10814_CR21","first-page":"15261","volume":"12","author":"G Acharya","year":"2017","unstructured":"Acharya G, Prasad G, Rani MA (2017) Design of online self-testable multi-core system using dynamic partial reconfiguration of FPGA. Int J Appl Eng Res 12(24):15261","journal-title":"Int J Appl Eng Res"},{"issue":"4","key":"10814_CR22","doi-asserted-by":"publisher","first-page":"04EF02","DOI":"10.7567\/JJAP.55.04EF02","volume":"55","author":"X Zhang","year":"2016","unstructured":"Zhang X, Fengwei AN, Chen L et al (2016) Reconfigurable VLSI implementation for learning vector quantization with on-chip learning circuit. Jpn J Appl Phys 55(4):04EF02. https:\/\/doi.org\/10.7567\/JJAP.55.04EF02","journal-title":"Jpn J Appl Phys"},{"key":"10814_CR23","doi-asserted-by":"publisher","unstructured":"Fengwei AN, Zhang X, Chen L et al (2016) Dynamically reconfigurable system for LVQ-based on-chip learning and recognition. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2016. pp 1338-1341. https:\/\/doi.org\/10.1109\/ISCAS.2016.7527496","DOI":"10.1109\/ISCAS.2016.7527496"},{"issue":"5","key":"10814_CR24","doi-asserted-by":"publisher","first-page":"803","DOI":"10.3390\/electronics9050803","volume":"9","author":"A Garcia","year":"2020","unstructured":"Garcia A, Zamacola R, Otero A et al (2020) A dynamically reconfigurable BbNN architecture for scalable neuroevolution in hardware. Electronics 9(5):803. https:\/\/doi.org\/10.3390\/electronics9050803","journal-title":"Electronics"},{"key":"10814_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1225-0","author":"D Koch","year":"2012","unstructured":"Koch D (2012) Partial reconfiguration on FPGAs: architectures, tools and applications. Springer. https:\/\/doi.org\/10.1007\/978-1-4614-1225-0","journal-title":"Springer"},{"issue":"4","key":"10814_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3193827","volume":"51","author":"K Vipin","year":"2018","unstructured":"Vipin K, Kizheppattet F, Suhaib A (2018) FPGA dynamic and partial reconfiguration: a survey of architectures, methods, and applications. ACM Comput Surv 51(4):1\u201339. https:\/\/doi.org\/10.1145\/3193827","journal-title":"ACM Comput Surv"},{"issue":"1","key":"10814_CR27","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1007\/BF00337288","volume":"43","author":"T Kohonen","year":"1982","unstructured":"Kohonen T (1982) Self-organized formation of topologically correct feature maps. Biol Cybern 43(1):59\u201369. https:\/\/doi.org\/10.1007\/BF00337288","journal-title":"Biol Cybern"},{"key":"10814_CR28","doi-asserted-by":"publisher","unstructured":"Nafkha A, Louet Y (2016) Accurate measurement of power consumption overhead during FPGA dynamic partial reconfiguration. In: 2016 International Symposium on Wireless Communication Systems (ISWCS). IEEE, 2016. pp 586\u2013591.https:\/\/doi.org\/10.1109\/ISWCS.2016.7600972","DOI":"10.1109\/ISWCS.2016.7600972"},{"key":"10814_CR29","doi-asserted-by":"publisher","unstructured":"Burman S, Rangababu P, Datta K (2017) Development of dynamic reconfiguration implementation of AES on FPGA platform. In: 2017 Devices for Integrated Circuit (DevIC). IEEE, 2017. pp 247\u2013251. https:\/\/doi.org\/10.1109\/DEVIC.2017.8073945","DOI":"10.1109\/DEVIC.2017.8073945"},{"key":"10814_CR30","unstructured":"Vivado Design Suite User Guide: Partial Reconfiguration. UG909 v2018.2.Xilinx,Inc., June 22, 2018"},{"key":"10814_CR31","unstructured":"Vivado Design Suite Tutorial: Partial Reconfiguration. UG947 v2018.2. Xilinx, Inc., July 13, 2018"},{"key":"10814_CR32","unstructured":"Vivado Design Suite 7 Series FPGA and Zynq-7000 All Programmable SoC Libraries Guide. UG953 v2015.2. Xilinx Inc., June 2015"},{"key":"10814_CR33","doi-asserted-by":"publisher","unstructured":"Liu S, Pittman RN, Forin A (2009) Energy reduction with run-time partial reconfiguration. Technical Represntation MSR-TR-2009\u20132017, Sep 2009. https:\/\/doi.org\/10.1145\/1723112.1723189","DOI":"10.1145\/1723112.1723189"},{"key":"10814_CR34","doi-asserted-by":"publisher","unstructured":"Ferreira ML, Ferreira JC (2018) Flexible and dynamically reconfigurable FPGA-based FS-FBMC baseband modulator. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2018. pp 1\u20135. https:\/\/doi.org\/10.1109\/ISCAS.2018.8351060","DOI":"10.1109\/ISCAS.2018.8351060"},{"key":"10814_CR35","doi-asserted-by":"publisher","unstructured":"Ferreira ML, Barahimi A, Ferreira JC (2016) Dynamically reconfigurable LTE-compliant OFDM modulator for downlink transmission. In: 2016 conference on Design of Circuits and Integrated Systems (DCIS). IEEE, 2016. pp 1\u20136. https:\/\/doi.org\/10.1109\/DCIS.2016.7845359","DOI":"10.1109\/DCIS.2016.7845359"}],"container-title":["Neural Processing Letters"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11063-022-10814-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11063-022-10814-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11063-022-10814-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T12:04:42Z","timestamp":1688817882000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11063-022-10814-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,2]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["10814"],"URL":"https:\/\/doi.org\/10.1007\/s11063-022-10814-9","relation":{},"ISSN":["1370-4621","1573-773X"],"issn-type":[{"type":"print","value":"1370-4621"},{"type":"electronic","value":"1573-773X"}],"subject":[],"published":{"date-parts":[[2022,5,2]]},"assertion":[{"value":"4 April 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 May 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}