{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:46:59Z","timestamp":1774687619938,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T00:00:00Z","timestamp":1473638400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Photon Netw Commun"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1007\/s11107-016-0656-x","type":"journal-article","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T06:12:17Z","timestamp":1473660737000},"page":"52-62","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["A routing algorithm for reducing optical loss in photonic Networks-on-Chip"],"prefix":"10.1007","volume":"34","author":[{"given":"Bahareh","family":"Asadi","sequence":"first","affiliation":[]},{"given":"Midia","family":"Reshadi","sequence":"additional","affiliation":[]},{"given":"Ahmad","family":"Khademzadeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,9,12]]},"reference":[{"key":"656_CR1","doi-asserted-by":"publisher","first-page":"1246","DOI":"10.1109\/TC.2008.78","volume":"57","author":"A Shacham","year":"2008","unstructured":"Shacham, A., Bergmen, K., Carloni, L.P.: Photonic Network-on-Chip for future generations of chip multiprocessors. IEEE Trans. Comput. 57, 1246\u20131260 (2008). doi: 10.1109\/TC.2008.78","journal-title":"IEEE Trans. Comput."},{"key":"656_CR2","doi-asserted-by":"publisher","unstructured":"Hung, M.K., Yaoyao, Y., Xiaowen, W., Wei, Z., Weichen, L., Jiang, X.: A hierarchical hybrid optical-electronic Network-on-Chip. In: Proceedings og IEEE Comput. SOC Ann. Symp. 327\u2013332, (2010). doi: 10.1109\/ISVLSI.2010.17","DOI":"10.1109\/ISVLSI.2010.17"},{"key":"656_CR3","doi-asserted-by":"publisher","first-page":"1166","DOI":"10.1109\/JPROC.2009.2014298","volume":"977","author":"DAB Miller","year":"2009","unstructured":"Miller, D.A.B.: Device requirements for optical interconnects to silicon chips. Proc. IEEE 977, 1166\u20131185 (2009). doi: 10.1109\/JPROC.2009.2014298","journal-title":"Proc. IEEE"},{"key":"656_CR4","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/JSTQE.2009.2028437","volume":"16","author":"BG Lee","year":"2010","unstructured":"Lee, B.G., Biberman, A., Chan, J., Bergmen, K.: High-performance modulators and switches for silicon photonic-Network-on-Chip. IEEE J. Sel. Topics Quantum Electron 16, 6\u201322 (2010). doi: 10.1109\/JSTQE.2009.2028437","journal-title":"IEEE J. Sel. Topics Quantum Electron"},{"key":"656_CR5","doi-asserted-by":"publisher","first-page":"3736","DOI":"10.1109\/JLT.2012.2227945","volume":"30","author":"R Min","year":"2012","unstructured":"Min, R., Ji, R., Chen, Q., Zhang, L.: A universal method for constructing N-Port nonblocking optical router for photonic Networks-on-Chip. J. Lightwave Technol. 30, 3736\u20133741 (2012). doi: 10.1109\/JLT.2012.2227945","journal-title":"J. Lightwave Technol."},{"key":"656_CR6","doi-asserted-by":"publisher","first-page":"230","DOI":"10.1109\/JPROC.2007.911057","volume":"96","author":"RG Beausoleil","year":"2008","unstructured":"Beausoleil, R.G., Kuekes, P.J., Snider, G.S., Yuan, W.S., Williams, R.S.: Nanoelectronic and nanophotonic interconnect. Proc. IEEE 96, 230\u2013247 (2008). doi: 10.1109\/JPROC.2007.911057","journal-title":"Proc. IEEE"},{"key":"656_CR7","doi-asserted-by":"publisher","first-page":"1823","DOI":"10.1109\/TVLSI.2012.2220573","volume":"21","author":"Y Xie","year":"2012","unstructured":"Xie, Y., Nikdast, M., Xu, J., Wu, X., Zhang, W., Ye, Y., Wang, X., Wang, Z., Liu, W.: Formal worst-case analysis of crosstalk noise in mesh-based optical Networks-on-Chip. IEEE Trans. Very large Scale integration (VLSI) Syst. 21, 1823\u20131836 (2012). doi: 10.1109\/TVLSI.2012.2220573","journal-title":"IEEE Trans. Very large Scale integration (VLSI) Syst."},{"key":"656_CR8","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TCAD.2011.2157157","volume":"30","author":"J Chan","year":"2011","unstructured":"Chan, J., Hendry, G., Bergman, K., Carloni, L.P.: Physical-layer modeling and system-level design of chip-scale photonic interconnection networks. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 30, 337\u2013345 (2011). doi: 10.1109\/TCAD.2011.2157157","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"656_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1970406.1970409","volume":"7","author":"A Biberman","year":"2011","unstructured":"Biberman, A., Preston, K., Hendry, G., Sherwood, N., Chan, J., Levy, J.S., Lipson, M., Bergman, K.: Photonic Network-on-Chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessor. J. Emerge. Technol. Comput. Syst. 7, 1\u201325 (2011). doi: 10.1145\/1970406.1970409","journal-title":"J. Emerge. Technol. Comput. Syst."},{"key":"656_CR10","doi-asserted-by":"crossref","unstructured":"Pan, Y., Kumar, P., Kim, J., Memik, G., Zhang, Y., Choudhary, A.: Firefly: Illuminating future Network-on-Chip with nanophotonics. In: Presented at the Proceedings of the $$36^{{\\rm th}}$$ 36 th Annual International Symposium on Computer Architecture, Austin, Texas, USA, 429\u2013440 (2009)","DOI":"10.1145\/1555754.1555808"},{"key":"656_CR11","first-page":"337","volume":"9","author":"M Hatamirad","year":"2012","unstructured":"Hatamirad, M., Reza, A., Shabani, H., Niazmand, B., Reshadi, M.: Loss-aware router design approach for dimension-ordered routing algorithms in Photonic Networks-on-Chip. IJCSI Int. J. Comput. Sci. Issues 9, 337\u2013345 (2012)","journal-title":"IJCSI Int. J. Comput. Sci. Issues"},{"key":"656_CR12","doi-asserted-by":"crossref","unstructured":"Xie, Y., Nikdast, M., Xu, J., Zhang, W., Li, Q., Wu, X., Ye, Y., Wang, X., Liu, W.: Crosstalk noise and bit error rate analysis for optical Network-on-Chip. DAC\u201910 Anaheim California USA 657\u2013660 (2010)","DOI":"10.1145\/1837274.1837441"},{"key":"656_CR13","doi-asserted-by":"crossref","unstructured":"Shacham, A., Hendry, G., Bergman, K., Carloni, L.P.: On the Design of a photonic Network-on-Chip. In: Networks-on-Chip first International Symposium 53\u201364 (2007)","DOI":"10.1109\/NOCS.2007.35"},{"key":"656_CR14","doi-asserted-by":"publisher","unstructured":"Gu, H., Hung, K.M., Xu, J., Zhang, W.: A Low-power low-cost optical router for optical Networks-on-Chip in multiprocessor System-on-Chip. In: IEEE Computer Society Annual Symposium on VLSI 19\u201324, (2009). doi: 10.1109\/ISVLSI.2009.19","DOI":"10.1109\/ISVLSI.2009.19"},{"key":"656_CR15","doi-asserted-by":"publisher","unstructured":"Ye, Y., Wu, X., Xu, J., Zhang, W., Nikdast, M., Wang, X.: Holistic comparison of optical routers for chip multiprocessors. supported by RPC11EG18 and SBI06\/07. EG01-4 1\u20135. doi: 10.1109\/ICASID.2012.6325348 (2012)","DOI":"10.1109\/ICASID.2012.6325348"},{"key":"656_CR16","doi-asserted-by":"publisher","unstructured":"Gu, H., Xu, J., Wang, Z.: A novel optical mesh Network-on-Chip for gigascale Systems-on-chip. IEEE 1728\u20131731. (2008). doi: 10.1109\/APCCAS.2008.4746373","DOI":"10.1109\/APCCAS.2008.4746373"},{"key":"656_CR17","doi-asserted-by":"publisher","first-page":"20258","DOI":"10.1364\/OE.19.020258","volume":"19","author":"R Ji","year":"2011","unstructured":"Ji, R., Yang, L., Zhang, L., Tian, Y., Ding, J., Chen, H., Lu, Y., Zhou, P., Zhu, W.: Five-port optical router for photonic Networks-on-Chip. Opt. Expr. 19, 20258\u2013202668 (2011). doi: 10.1364\/OE.19.020258","journal-title":"Opt. Expr."},{"key":"656_CR18","doi-asserted-by":"publisher","unstructured":"Shacham, A., Lee, B.G., Chen, Q., Carloni, L.P.: Photonic NoC for DMA communications in chip multiprocessors. In: $$15^{{\\rm th}}$$ 15 th IEEE Symposium on High-performance Interconnects IEEE Computer Society, 29\u201338. doi: 10.1109\/HOTI.2007.9 (2007)","DOI":"10.1109\/HOTI.2007.9"},{"key":"656_CR19","doi-asserted-by":"publisher","unstructured":"Vantrease, D.: CORONA: System implications of emerging nanophotonic technology. In: Computer Architecture, ISCA \u201908. $$35^{{\\rm th}}$$ 35 th International Symposium, 153\u2013164. doi: 10.1109\/ISCA.2008.35 (2008)","DOI":"10.1109\/ISCA.2008.35"},{"key":"656_CR20","doi-asserted-by":"publisher","unstructured":"Joshi, A.: Silicon-photonic CLOS networks for Global on-Chips communication. In: Networks-on-Chip $$3^{{\\rm RD}}$$ 3 RD ACM\/IEEE International Symposium, 124\u2013133. doi: 10.1109\/NOCS.2009.5071460 (2009)","DOI":"10.1109\/NOCS.2009.5071460"},{"key":"656_CR21","doi-asserted-by":"crossref","unstructured":"Koohi, S., Abdollahi, M., Hessabi, S.: All-optical wavelength-routed NoC based on a novel hierarchical topology. In: Networks-on-Chips (NoCs) Fifth IEEE\/ACM International Symposium 97\u2013104 (2011)","DOI":"10.1145\/1999946.1999962"},{"key":"656_CR22","doi-asserted-by":"publisher","first-page":"15915","DOI":"10.1364\/OE.16.015915","volume":"16","author":"N Sherwood-Droz","year":"2008","unstructured":"Sherwood-Droz, N., Wang, H., Chen, L., Lee, B.G., Biberman, A., Bergman, K., Lipson, M.: Optical 4*4 hitless silicon router for Optical Networks-on-Chip (NoCs). Opt. Expr. 16, 15915\u201315922 (2008). doi: 10.1364\/OE.16.015915","journal-title":"Opt. Expr."},{"key":"656_CR23","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1016\/j.jpdc.2010.09.009","volume":"71","author":"G Hendry","year":"2011","unstructured":"Hendry, G.: Time-division-multiplexed arbitration in silicon nanophotonic Networks-on-Chip for high performance chip multiprocessors. J. Parallel Distrib. Comput. 71, 641\u2013650 (2011). doi: 10.1016\/j.jpdc.2010.09.009","journal-title":"J. Parallel Distrib. Comput."},{"key":"656_CR24","volume-title":"Architecture Exploration and Design Methodologies of Photonic Interconnection Networks","author":"J Wu Chan","year":"2012","unstructured":"Wu Chan, J.: Architecture Exploration and Design Methodologies of Photonic Interconnection Networks. Columbia University, Columbia, New York City (2012)"},{"key":"656_CR25","doi-asserted-by":"crossref","unstructured":"Mo, K.H., Ye, Y., Wu, X., Zhang, W., Liu, W., Xu, J.: A Hierarchical hybrid optical-electronic Network-on-Chip. In: Presented at the proceedings of the 2010 IEEE Annual Symposium on VLSI (2010)","DOI":"10.1109\/ISVLSI.2010.17"},{"key":"656_CR26","unstructured":"Nikdast, M., Xu, J.: Crosstalk noise and loss analysis platform (CLAP) publishing Hong Kong University of Science and Technology. http:\/\/www.ece.ust.hk\/~eexu\/CLAP.html (2007)"},{"key":"656_CR27","doi-asserted-by":"crossref","unstructured":"Chan, J., Hendry, G., Biberman, A., Bergman, K., Carloni, L.P.: Phoenixsim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks. In: Proceedings of the Conference on Design Automation and Test in Europe 691\u2013696 (2010)","DOI":"10.1109\/DATE.2010.5457114"},{"key":"656_CR28","unstructured":"Singh, A.: Load-balanced routing in interconnection networks. Submitted to the department of electrical engineering and the committee on graduate studies of Standford University in partial fulfillment of the requirements for the degree of Doctor of Philosophy (2005)"},{"key":"656_CR29","doi-asserted-by":"publisher","unstructured":"Hendry, G., Kamil, S., Biberman, A., Chan, J., Lee, B.G., Mohiyuddin, M., Bergman, K., Carloni, L.P., Oliker, L., Shalf, J.: Analysis of photonic networks for a chip multiprocessor using scientific applications. In: 3rd ACM\/IEEE International Symposium 104\u2013113. doi: 10.1109\/NOCS.2009.5071458 (2009)","DOI":"10.1109\/NOCS.2009.5071458"},{"key":"656_CR30","doi-asserted-by":"publisher","unstructured":"Enright Jerger, N., Peh, L.S.: On-Chip Networks. A publication in the Morgan & Claypool publishers\u2019 series synthesis lectures on computer architecture#8. doi: 10.2200\/S00209ED1V01Y200907CAC008 (2009)","DOI":"10.2200\/S00209ED1V01Y200907CAC008"},{"key":"656_CR31","doi-asserted-by":"publisher","unstructured":"Chiu, G.M.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 11(7), 729\u2013738 (2000). doi: 10.1109\/71.877831","DOI":"10.1109\/71.877831"},{"key":"656_CR32","unstructured":"Brown, J.W.: Adaptive Network on Chip routing using the turn model. B. S, University of New Hampshire in Partial Fulfillment of the requirement for Degree of Master of Science in Computer Science (2011)"},{"key":"656_CR33","unstructured":"Mubeen, S., Kumar, S.: How to Design Source Routing for Mesh Topology Network on Chip?. Malardalen University, Sweden"},{"key":"656_CR34","doi-asserted-by":"crossref","unstructured":"Hendry, G., Robinson, E., Gleyzer, V., Chan, J., Carloni, L.P., Bliss, N., Bergman, K.: Circuit-switched memory access in photonic interconnection networks for high-performance embedded computing. IEEE, New Orleans, Louisiana, USA 978-1- 4244-7558-2\/10\/$26.00 (2010)","DOI":"10.21236\/ADA532933"},{"key":"656_CR35","doi-asserted-by":"crossref","unstructured":"Bergmen, K., Carloni, L.P., Biberman, A., Chan, J., Hendry, G.: Photonic Network-on-Chip Design. Springer publishers, Integrated Circuit and Systems 68, (2014)","DOI":"10.1007\/978-1-4419-9335-9"},{"key":"656_CR36","doi-asserted-by":"publisher","unstructured":"Kachris, C., Tomkos, I.: A survey on optical interconnects for data centers, IEEE Commun. Surv. Tutor. vol. 14, No. 4, doi: 10.1109\/SURV.2011.122111.00069 (2012)","DOI":"10.1109\/SURV.2011.122111.00069"},{"key":"656_CR37","doi-asserted-by":"publisher","unstructured":"Kachris, C., Bergman, K., Tomkos, I.: Optical Interconnects for Future Data Center Networks, Springer, New York, Heidelberg, Dordrecht, London, doi: 10.1007\/978-1-4614-4630-9","DOI":"10.1007\/978-1-4614-4630-9"}],"container-title":["Photonic Network Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11107-016-0656-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11107-016-0656-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11107-016-0656-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,13]],"date-time":"2019-09-13T11:10:38Z","timestamp":1568373038000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11107-016-0656-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,12]]},"references-count":37,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["656"],"URL":"https:\/\/doi.org\/10.1007\/s11107-016-0656-x","relation":{},"ISSN":["1387-974X","1572-8188"],"issn-type":[{"value":"1387-974X","type":"print"},{"value":"1572-8188","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9,12]]}}}