{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T02:02:52Z","timestamp":1780711372897,"version":"3.54.1"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2012,9,9]],"date-time":"2012-09-09T00:00:00Z","timestamp":1347148800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Quantum Inf Process"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1007\/s11128-012-0482-8","type":"journal-article","created":{"date-parts":[[2012,9,8]],"date-time":"2012-09-08T05:25:39Z","timestamp":1347081939000},"page":"1677-1699","source":"Crossref","is-referenced-by-count":16,"title":["Depth-optimized reversible circuit synthesis"],"prefix":"10.1007","volume":"12","author":[{"given":"Mona","family":"Arabzadeh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Morteza","family":"Saheb Zamani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi","family":"Sedighi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi","family":"Saeedi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2012,9,9]]},"reference":[{"issue":"5&6","key":"482_CR1","first-page":"0361","volume":"12","author":"I.L. Markov","year":"2012","unstructured":"Markov I.L., Saeedi M.: Constant-optimized quantum circuits for modular multiplication and exponentiation. Quant. Inf. Comput. 12(5&6), 0361\u20130394 (2012)","journal-title":"Quant. Inf. Comput."},{"key":"482_CR2","doi-asserted-by":"crossref","first-page":"052328","DOI":"10.1103\/PhysRevA.70.052328","volume":"70","author":"S. Aaronson","year":"2004","unstructured":"Aaronson S., Gottesman D.: Improved simulation of stabilizer circuits. Phys. Rev. A 70, 052328 (2004)","journal-title":"Phys. Rev. A"},{"key":"482_CR3","unstructured":"Saeedi, M., Markov, I.L.: Synthesis and optimization of reversible circuits\u2014a survey. ACM Computing Surveys. arXiv:1110.2574 (2012) (e-print)"},{"key":"482_CR4","unstructured":"Cheung, D., Maslov, D., Severini, S.: Translation techniques between quantum circuit architectures. In: Workshop on Quantum Information Processing (2007)"},{"issue":"1","key":"482_CR5","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/1126257.1126259","volume":"2","author":"R. Van Meter","year":"2006","unstructured":"Van Meter R., Oskin M.: Architectural implications of quantum computing technologies. J. Emerg. Technol. Comput. Syst. 2(1), 31\u201363 (2006)","journal-title":"J. Emerg. Technol. Comput. Syst."},{"issue":"6","key":"482_CR6","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/TCAD.2011.2105555","volume":"30","author":"D. Maslov","year":"2011","unstructured":"Maslov D., Saeedi M.: Reversible circuit optimization via leaving the Boolean domain. IEEE Trans. CAD 30(6), 806\u2013816 (2011)","journal-title":"IEEE Trans. CAD"},{"issue":"11","key":"482_CR7","doi-asserted-by":"crossref","first-page":"2317","DOI":"10.1109\/TCAD.2006.871622","volume":"25","author":"P. Gupta","year":"2006","unstructured":"Gupta P., Agrawal A., Jha N.K.: An algorithm for synthesis of reversible logic circuits. IEEE Trans. CAD 25(11), 2317\u20132330 (2006)","journal-title":"IEEE Trans. CAD"},{"issue":"4","key":"482_CR8","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1145\/1278349.1278355","volume":"12","author":"D. Maslov","year":"2007","unstructured":"Maslov D., Dueck G.W., Miller D.M.: Techniques for the synthesis of reversible Toffoli networks. ACM Trans. Des. Autom. Electron. Syst. 12(4), 42 (2007)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"482_CR9","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. Design Autom Conf, 270\u2013275 (2009)","DOI":"10.1145\/1629911.1629984"},{"issue":"4","key":"482_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1877745.1877747","volume":"6","author":"M. Saeedi","year":"2010","unstructured":"Saeedi M., Saheb Zamani M., Sedighi M., Sasanian Z.: Reversible circuit synthesis using a cycle-based approach. J. Emerg. Technol. Comput. Syst. 6(4), 1\u201326 (2010)","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"482_CR11","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Drechsler, R.: Reducing reversible circuit cost by adding lines. Int. Symp. Mult. Valued Logic, 217\u2013222 (2010)","DOI":"10.1109\/ISMVL.2010.48"},{"issue":"3","key":"482_CR12","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1007\/s11128-010-0201-2","volume":"10","author":"M. Saeedi","year":"2011","unstructured":"Saeedi M., Wille R., Drechsler R.: Synthesis of quantum circuits for nearest neighbor architectures. Quant. Inf. Proc. 10(3), 355\u2013377 (2011)","journal-title":"Quant. Inf. Proc."},{"issue":"1&2","key":"482_CR13","first-page":"0142","volume":"11","author":"Y. Hirata","year":"2011","unstructured":"Hirata Y., Nakanishi M., Yamashita S., Nakashima Y.: An efficient conversion of quantum circuits to a linear nearest neighbor architecture. Quant. Inf. Comput. 11(1&2), 0142\u20130166 (2011)","journal-title":"Quant. Inf. Comput."},{"issue":"3","key":"482_CR14","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/TCAD.2007.911334","volume":"27","author":"D. Maslov","year":"2008","unstructured":"Maslov D., Dueck G. W., Miller D. M., Negrevergne C.: Quantum circuit simplification and level compaction. IEEE Trans. CAD 27(3), 436\u2013444 (2008)","journal-title":"IEEE Trans. CAD"},{"key":"482_CR15","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1137\/S0097539799355053","volume":"31","author":"C. Moore","year":"2001","unstructured":"Moore C., Nilsson M.: Parallel quantum computation and quantum codes. SIAM J. Comput. 31, 799\u2013815 (2001)","journal-title":"SIAM J. Comput."},{"issue":"6","key":"482_CR16","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"V.V. Shende","year":"2003","unstructured":"Shende V.V., Prasad A.K., Markov I.L., Hayes J.P.: Synthesis of reversible logic circuits. IEEE Trans. CAD 22(6), 710\u2013722 (2003)","journal-title":"IEEE Trans. CAD"},{"issue":"4","key":"482_CR17","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1016\/j.mejo.2010.02.002","volume":"41","author":"M. Saeedi","year":"2010","unstructured":"Saeedi M., Sedighi M., Saheb Zamani M.: A library-based synthesis methodology for reversible logic. Microelectron. J. 41(4), 185\u2013194 (2010)","journal-title":"Microelectron. J."},{"key":"482_CR18","unstructured":"Maslov, D.: Reversible logic synthesis benchmarks page. http:\/\/webhome.cs.uvic.ca\/~dmaslov (2011)"}],"container-title":["Quantum Information Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11128-012-0482-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11128-012-0482-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11128-012-0482-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,3]],"date-time":"2019-07-03T12:20:05Z","timestamp":1562156405000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11128-012-0482-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,9]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,4]]}},"alternative-id":["482"],"URL":"https:\/\/doi.org\/10.1007\/s11128-012-0482-8","relation":{},"ISSN":["1570-0755","1573-1332"],"issn-type":[{"value":"1570-0755","type":"print"},{"value":"1573-1332","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9,9]]}}}