{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T14:59:16Z","timestamp":1780585156998,"version":"3.54.1"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T00:00:00Z","timestamp":1568160000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T00:00:00Z","timestamp":1568160000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100011100","name":"Fundaci\u00f3n Espa\u00f1ola para la Ciencia y la Tecnolog\u00eda","doi-asserted-by":"publisher","award":["TIN2015-66680"],"award-info":[{"award-number":["TIN2015-66680"]}],"id":[{"id":"10.13039\/501100011100","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Network CAPAP-H6","award":["TIN2016-81840-REDT"],"award-info":[{"award-number":["TIN2016-81840-REDT"]}]},{"name":"Junta de Andalucia","award":["P12-TIC-301"],"award-info":[{"award-number":["P12-TIC-301"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Quantum Inf Process"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s11128-019-2447-7","type":"journal-article","created":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T08:02:51Z","timestamp":1568188971000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["An optimized quantum circuit for converting from sign\u2013magnitude to two\u2019s complement"],"prefix":"10.1007","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4312-3671","authenticated-orcid":false,"given":"F.","family":"Orts","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Ortega","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E. M.","family":"Garz\u00f3n","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2019,9,11]]},"reference":[{"issue":"12","key":"2447_CR1","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"100","author":"CR Baugh","year":"1973","unstructured":"Baugh, C.R., Wooley, B.A.: A two\u2019s complement parallel array multiplication algorithm. IEEE Trans. Comput. 100(12), 1045\u20131047 (1973)","journal-title":"IEEE Trans. Comput."},{"key":"2447_CR2","unstructured":"Chaudhuri, A., Sultana, M., Sengupta, D., Chaudhuri, A.: A novel reversible two\u2019s complement gate (TCG) and its quantum mapping. In: Devices for Integrated Circuit (DevIC), 2017, pp. 252\u2013256. IEEE (2017)"},{"issue":"5","key":"2447_CR3","doi-asserted-by":"publisher","first-page":"1965","DOI":"10.1007\/s00542-018-4042-8","volume":"25","author":"A Chaudhuri","year":"2019","unstructured":"Chaudhuri, A., Sultana, M., Sengupta, D., Chaudhuri, C., Chaudhuri, A.: A reversible approach to two\u2019s complement addition using a novel reversible TCG gate and its 4 dot 2 electron QCA architecture. Microsyst. Technol. 25(5), 1965\u20131975 (2019)","journal-title":"Microsyst. Technol."},{"issue":"6","key":"2447_CR4","doi-asserted-by":"publisher","first-page":"721","DOI":"10.1109\/TC.2009.21","volume":"58","author":"H Cho","year":"2009","unstructured":"Cho, H., Swartzlander Jr., E.E.: Adder and multiplier design in quantum-dot cellular automata. IEEE Trans. Comput. 58(6), 721\u2013727 (2009)","journal-title":"IEEE Trans. Comput."},{"key":"2447_CR5","unstructured":"Cuccaro, S.A., Draper, T.G., Kutin, S.A., Moulton, D.P.: A new quantum ripple-carry addition circuit (2004). arXiv preprint \n                    arXiv:quant-ph\/0410184"},{"key":"2447_CR6","unstructured":"Draper, T.G., Kutin, S.A., Rains, E.M., Svore, K.M.: A logarithmic-depth quantum carry look-ahead adder (2004). arXiv preprint \n                    arXiv:quant-ph\/0406142"},{"key":"2447_CR7","unstructured":"Gupta, A., Singla, P., Gupta, J., Maheshwari, N.: An improved structure of reversible adder and subtractor (2013). arXiv preprint \n                    arXiv:1306.1889"},{"key":"2447_CR8","unstructured":"Haghparast, M., Jassbi, S.J., Navi, K., Hashemipour, O.: Design of a novel reversible multiplier circuit using hng gate in nanotechnology. In: World Appl. Sci. J. Citeseer (2008)"},{"issue":"9","key":"2447_CR9","doi-asserted-by":"publisher","first-page":"1652","DOI":"10.1109\/TCAD.2005.858352","volume":"25","author":"WN Hung","year":"2006","unstructured":"Hung, W.N., Song, X., Yang, G., Yang, J., Perkowski, M.: Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(9), 1652\u20131663 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2447_CR10","unstructured":"Islam, M.S., Rahman, M.M., Begum, Z., Hafiz, M.Z.: Fault tolerant reversible logic synthesis: carry look-ahead and carry-skip adders. In: International Conference on Advances in Computational Tools for Engineering Applications, 2009 (ACTEA\u201909). pp. 396\u2013401. IEEE (2009)"},{"key":"2447_CR11","doi-asserted-by":"crossref","unstructured":"Khosropour, A., Aghababa, H., Forouzandeh, B.: Quantum division circuit based on restoring division algorithm. In: 2011 Eighth International Conference on Information Technology: New Generations, pp. 1037\u20131040. IEEE (2011)","DOI":"10.1109\/ITNG.2011.177"},{"issue":"2","key":"2447_CR12","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1007\/s10825-017-0963-1","volume":"16","author":"M Kianpour","year":"2017","unstructured":"Kianpour, M., Sabbaghi-Nadooshan, R.: Novel 8-bit reversible full adder\/subtractor using a QCA reversible gate. J. Comput. Electron. 16(2), 459\u2013472 (2017)","journal-title":"J. Comput. Electron."},{"key":"2447_CR13","volume-title":"Computer Arithmetic Algorithms","author":"I Koren","year":"2001","unstructured":"Koren, I.: Computer Arithmetic Algorithms. AK Peters\/CRC Press, Boca Raton (2001)"},{"issue":"2","key":"2447_CR14","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1038\/nphys1150","volume":"5","author":"BP Lanyon","year":"2009","unstructured":"Lanyon, B.P., Barbieri, M., Almeida, M.P., Jennewein, T., Ralph, T.C., Resch, K.J., Pryde, G.J., O\u2019Brien, J.L., Gilchrist, A., White, A.G.: Simplifying quantum logic using higher-dimensional Hilbert spaces. Nat. Phys. 5(2), 134\u2013140 (2009)","journal-title":"Nat. Phys."},{"issue":"15","key":"2447_CR15","doi-asserted-by":"publisher","first-page":"153602","DOI":"10.1103\/PhysRevLett.114.153602","volume":"114","author":"K Lemr","year":"2015","unstructured":"Lemr, K., Bartkiewicz, K., Cernoch, A., Duek, M., Soubusta, J.: Experimental implementation of optimal linear-optical controlled-unitary gates. Phys. Rev. Lett. 114(15), 153602 (2015)","journal-title":"Phys. Rev. Lett."},{"issue":"1","key":"2447_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1515\/qmetro-2017-0001","volume":"4","author":"R Li","year":"2017","unstructured":"Li, R., Alvarez-Rodriguez, U., Lamata, L., Solano, E.: Approximate quantum adders with genetic algorithms: an IBM quantum experience. Quantum Meas. Quantum Metrol. 4(1), 1\u20137 (2017)","journal-title":"Quantum Meas. Quantum Metrol."},{"issue":"3","key":"2447_CR17","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1147\/rd.252.0156","volume":"25","author":"H Ling","year":"1981","unstructured":"Ling, H.: High-speed binary adder. IBM J. Res. Dev. 25(3), 156\u2013166 (1981)","journal-title":"IBM J. Res. Dev."},{"key":"2447_CR18","doi-asserted-by":"crossref","unstructured":"Lisa, N.J., Babu, H.M.H.: Design of a compact reversible carry look-ahead adder using dynamic programming. In: 2015 28th International Conference on VLSI Design (VLSID), pp. 238\u2013243. IEEE (2015)","DOI":"10.1109\/VLSID.2015.46"},{"key":"2447_CR19","unstructured":"Markov, I.L., Saeedi, M.: Constant-optimized quantum circuits for modular multiplication and exponentiation (2012). arXiv preprint \n                    arXiv:1202.6614"},{"issue":"6","key":"2447_CR20","first-page":"226","volume":"6","author":"M Mazumder","year":"2017","unstructured":"Mazumder, M.: Synthesis of quantum circuit for full adder using khan gate. Int. J. Appl. Inn. Eng. Manag. (IJAIEM) 6(6), 226\u2013232 (2017)","journal-title":"Int. J. Appl. Inn. Eng. Manag. (IJAIEM)"},{"issue":"11","key":"2447_CR21","doi-asserted-by":"crossref","first-page":"28","DOI":"10.5815\/ijmecs.2015.11.04","volume":"7","author":"S Moghimi","year":"2015","unstructured":"Moghimi, S., Reshadinezhad, M.R.: A novel 4$$\\times 4 $$ universal reversible gate as a cost efficient full adder\/subtractor in terms of reversible and quantum metrics. Int. J. Mod. Educ. Comput. Sci. 7(11), 28\u201334 (2015)","journal-title":"Int. J. Mod. Educ. Comput. Sci."},{"issue":"4","key":"2447_CR22","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s11128-009-0106-0","volume":"8","author":"M Mohammadi","year":"2009","unstructured":"Mohammadi, M., Eshghi, M.: On figures of merit in reversible and quantum logic designs. Quantum Inf. Process. 8(4), 297\u2013318 (2009)","journal-title":"Quantum Inf. Process."},{"issue":"2","key":"2447_CR23","first-page":"279","volume":"31","author":"D Mokhtari","year":"2018","unstructured":"Mokhtari, D., Rezai, A., Rashidi, H., Rabiei, F., Emadi, S., Karimi, A.: Design of novel efficient full adder architecture for quantum-dot cellular automata technology. Facta Universitatis, Series: Electronics and Energetics 31(2), 279\u2013285 (2018)","journal-title":"Facta Universitatis, Series: Electronics and Energetics"},{"key":"2447_CR24","unstructured":"Montaser, R., Younes, A., Abdel-Aty, M.: New design of reversible full adder\/subtractor using $$ r $$ gate (2017). arXiv preprint \n                    arXiv:1708.00306"},{"issue":"2","key":"2447_CR25","doi-asserted-by":"publisher","first-page":"022313","DOI":"10.1103\/PhysRevA.66.022313","volume":"66","author":"K Murali","year":"2002","unstructured":"Murali, K., Sinha, N., Mahesh, T., Levitt, M.H., Ramanathan, K., Kumar, A.: Quantum-information processing by nuclear magnetic resonance: experimental implementation of half-adder and subtractor operations using an oriented spin-7\/2 system. Phys. Rev. A 66(2), 022313 (2002)","journal-title":"Phys. Rev. A"},{"key":"2447_CR26","volume-title":"Quantum Computation and Quantum Information","author":"MA Nielsen","year":"2017","unstructured":"Nielsen, M.A., Chuang, I.L.: Quantum Computation and Quantum Information, 10th edn. Cambridge University Press, Cambridge (2017)","edition":"10"},{"key":"2447_CR27","unstructured":"Orts, F., Ortega, G., Garz\u00f3n, E.M.: A quantum circuit for solving divisions using Grover\u2019s search algorithm. In: Proceedings of 18th International Conference on Computational and Mathematical Methods in Science and Engineering (2018)"},{"issue":"1","key":"2447_CR28","doi-asserted-by":"publisher","first-page":"99","DOI":"10.22364\/bjmc.2019.7.1.08","volume":"7","author":"F Orts","year":"2019","unstructured":"Orts, F., Ortega, G., Garz\u00f3n, E.M.: A faster half subtractor circuit using reversible quantum gates. Baltic J. Mod. Comput. 7(1), 99\u2013111 (2019)","journal-title":"Baltic J. Mod. Comput."},{"issue":"3","key":"2447_CR29","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1007\/s10825-017-1031-6","volume":"16","author":"M Rahmati","year":"2017","unstructured":"Rahmati, M., Houshmand, M., Kaffashian, M.H.: Novel designs of a carry\/borrow look-ahead adder\/subtractor using reversible gates. J. Comput. Electron. 16(3), 856\u2013866 (2017)","journal-title":"J. Comput. Electron."},{"key":"2447_CR30","unstructured":"Shukla, V., Singh, O., Mishra, G., Tiwari, R.: Design of a 4-bit 2\u2019s complement reversible circuit for arithmetic logic unit applications. In: The International Conference on Communication, Computing and Information Technology (ICCCMIT), Special Issue of International Journal of Computer Applications, pp. 1\u20135 (2012)"},{"issue":"6","key":"2447_CR31","first-page":"440","volume":"5","author":"Y Takahashi","year":"2005","unstructured":"Takahashi, Y., Kunihiro, N.: A linear-size quantum circuit for addition with no ancillary qubits. Quantum Inf. Comput. 5(6), 440\u2013448 (2005)","journal-title":"Quantum Inf. Comput."},{"issue":"6","key":"2447_CR32","first-page":"636","volume":"8","author":"Y Takahashi","year":"2008","unstructured":"Takahashi, Y., Kunihiro, N.: A fast quantum circuit for addition with few qubits. Quantum Inf. Comput. 8(6), 636\u2013649 (2008)","journal-title":"Quantum Inf. Comput."},{"issue":"9","key":"2447_CR33","first-page":"872","volume":"10","author":"Y Takahashi","year":"2010","unstructured":"Takahashi, Y., Tani, S., Kunihiro, N.: Quantum addition circuits and unbounded fan-out. Quantum Inf. Comput. 10(9), 872\u2013890 (2010)","journal-title":"Quantum Inf. Comput."},{"issue":"12","key":"2447_CR34","doi-asserted-by":"publisher","first-page":"6667","DOI":"10.1007\/s13369-018-3556-9","volume":"43","author":"GHB Talib","year":"2018","unstructured":"Talib, G.H.B., El-Maleh, A.H., Sait, S.M.: Design of fault tolerant adders: a review. Arab. J. Sci. Eng. 43(12), 6667\u20136692 (2018)","journal-title":"Arab. J. Sci. Eng."},{"key":"2447_CR35","doi-asserted-by":"crossref","unstructured":"Thapliyal, H.: Mapping of subtractor and adder-subtractor circuits on reversible quantum gates. In: Transactions on Computational Science XXVII, pp. 10\u201334. Springer (2016)","DOI":"10.1007\/978-3-662-50412-3_2"},{"key":"2447_CR36","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Jayashree, H., Nagamani, A., Arabnia, H.R.: Progress in reversible processor design: a novel methodology for reversible carry look-ahead adder. In: Transactions on Computational Science XVII, pp. 73\u201397. Springer (2013)","DOI":"10.1007\/978-3-642-35840-1_4"},{"key":"2447_CR37","unstructured":"Theresal, T., Sathish, K., Aswinkumar, R.: A new design of optical reversible adder and subtractor using mzi. Int. J. Sci. Res. Publ. (IJSRP) 5(4) (2015)"},{"key":"2447_CR38","doi-asserted-by":"crossref","unstructured":"Toffoli, T.: Reversible computing. In: International Colloquium on Automata, Languages, and Programming, pp. 632\u2013644. Springer (1980)","DOI":"10.1007\/3-540-10003-2_104"},{"key":"2447_CR39","doi-asserted-by":"publisher","first-page":"042406","DOI":"10.1007\/s11432-015-5411-x","volume":"59","author":"F Wang","year":"2016","unstructured":"Wang, F., Luo, M., Li, H., Qu, Z., Wang, X.: Improved quantum ripple-carry addition circuit. Sci. China Inf. Sci. 59, 042406 (2016)","journal-title":"Sci. China Inf. Sci."},{"key":"2447_CR40","unstructured":"Wang, J., Choi, K.: A carry look-ahead adder designed by reversible logic. In: SoC Design Conference (ISOCC), 2014 International, pp. 216\u2013217. IEEE (2014)"},{"key":"2447_CR41","volume-title":"Explorations in quantum computing","author":"CP Williams","year":"2010","unstructured":"Williams, C.P.: Explorations in quantum computing. Springer, Berlin (2010)"}],"container-title":["Quantum Information Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11128-019-2447-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11128-019-2447-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11128-019-2447-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T18:45:24Z","timestamp":1599763524000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11128-019-2447-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,11]]},"references-count":41,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["2447"],"URL":"https:\/\/doi.org\/10.1007\/s11128-019-2447-7","relation":{},"ISSN":["1570-0755","1573-1332"],"issn-type":[{"value":"1570-0755","type":"print"},{"value":"1573-1332","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,11]]},"assertion":[{"value":"10 November 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 September 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 September 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"332"}}