{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T21:13:33Z","timestamp":1781644413747,"version":"3.54.5"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,4,7]],"date-time":"2023-04-07T00:00:00Z","timestamp":1680825600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,4,7]],"date-time":"2023-04-07T00:00:00Z","timestamp":1680825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Quantum Inf Process"],"DOI":"10.1007\/s11128-023-03857-x","type":"journal-article","created":{"date-parts":[[2023,4,7]],"date-time":"2023-04-07T18:02:35Z","timestamp":1680890555000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A fault-tolerant and scalable column-wise reversible quantum multiplier with a reduced size"],"prefix":"10.1007","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9999-3393","authenticated-orcid":false,"given":"Seyed Mansour","family":"Shahidi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0959-3952","authenticated-orcid":false,"given":"Shahram","family":"Etemadi Borujeni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,4,7]]},"reference":[{"key":"3857_CR1","doi-asserted-by":"crossref","unstructured":"Nielsen, M.A., Chuang, I.: Quantum computation and quantum information. : 558-559. (2002)","DOI":"10.1119\/1.1463744"},{"issue":"6","key":"3857_CR2","doi-asserted-by":"publisher","first-page":"1047","DOI":"10.1109\/TNANO.2013.2276938","volume":"12","author":"I Ercan","year":"2013","unstructured":"Ercan, I., Anderson, N.G.: Heat dissipation in nanocomputing: lower bounds from physical information theory. IEEE Transact. Nanotechnol. 12(6), 1047\u20131060 (2013)","journal-title":"IEEE Transact. Nanotechnol."},{"issue":"6","key":"3857_CR3","doi-asserted-by":"publisher","first-page":"902","DOI":"10.1109\/TNANO.2013.2260352","volume":"12","author":"NG Anderson","year":"2013","unstructured":"Anderson, N.G., Ercan, I., Ganesh, N.: Toward nanoprocessor thermodynamics. IEEE Transact. Nanotechnol. 12(6), 902\u2013909 (2013)","journal-title":"IEEE Transact. Nanotechnol."},{"key":"3857_CR4","doi-asserted-by":"crossref","unstructured":"Stearns, K.J., Anderson, Neal G.: Throughput-dissipation tradeoff in partially reversible nanocomputing: a case study. In 2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 101-105. IEEE, (2013)","DOI":"10.1109\/NanoArch.2013.6623052"},{"issue":"4","key":"3857_CR5","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s11128-009-0106-0","volume":"8","author":"M Mohammadi","year":"2009","unstructured":"Mohammadi, M., Eshghi, M.: On figures of merit in reversible and quantum logic designs. Quantum Inform. Process. 8(4), 297\u2013318 (2009)","journal-title":"Quantum Inform. Process."},{"issue":"3","key":"3857_CR6","doi-asserted-by":"publisher","first-page":"1423","DOI":"10.1007\/s10773-015-2782-0","volume":"55","author":"M Haghparast","year":"2016","unstructured":"Haghparast, M., Bolhassani, A.: Optimization approaches for designing quantum reversible arithmetic logic unit. Int. J. Theor. Phys. 55(3), 1423\u20131437 (2016)","journal-title":"Int. J. Theor. Phys."},{"issue":"8","key":"3857_CR7","doi-asserted-by":"publisher","first-page":"2686","DOI":"10.1007\/s10773-017-3426-3","volume":"56","author":"S Ayyoub","year":"2017","unstructured":"Ayyoub, S., Achour, B.: Optimized 4-bit quantum reversible arithmetic logic unit. Int. J. Theor. Phys. 56(8), 2686\u20132696 (2017)","journal-title":"Int. J. Theor. Phys."},{"issue":"11","key":"3857_CR8","doi-asserted-by":"publisher","first-page":"2050172","DOI":"10.1142\/S0218126620501728","volume":"29","author":"A Banerjee","year":"2020","unstructured":"Banerjee, A., Das, D.K.: A novel ALU circuit based on reversible logic. J. Circuits, Syst. Comput. 29(11), 2050172 (2020)","journal-title":"J. Circuits, Syst. Comput."},{"issue":"8","key":"3857_CR9","first-page":"3838","volume":"2","author":"HR Bhagyalakshmi","year":"2010","unstructured":"Bhagyalakshmi, H.R., Venkatesha, M.K.: An improved design of a multiplier using reversible logic gates. Int. J. Eng. Sci. Technol. 2(8), 3838\u20133845 (2010)","journal-title":"Int. J. Eng. Sci. Technol."},{"key":"3857_CR10","doi-asserted-by":"crossref","unstructured":"Rangaraju, H.G., Suresh, A.B., Muralidhara, K.N.: Design and optimization of reversible multiplier circuit. Int. J. Comput. Appl. 52(10), (2012)","DOI":"10.5120\/8242-1523"},{"issue":"8","key":"3857_CR11","doi-asserted-by":"publisher","first-page":"973","DOI":"10.1016\/j.mejo.2011.05.007","volume":"42","author":"EP Akbar","year":"2011","unstructured":"Akbar, E.P., Ali, M.H., Navi, K.: Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology. Microelectron. J. 42(8), 973\u2013981 (2011)","journal-title":"Microelectron. J."},{"issue":"6","key":"3857_CR12","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1016\/j.mejo.2012.02.004","volume":"43","author":"MZ Moghadam","year":"2012","unstructured":"Moghadam, M.Z., Navi, K.: Ultra-area-efficient reversible multiplier. Microelectron. J. 43(6), 377\u2013385 (2012)","journal-title":"Microelectron. J."},{"key":"3857_CR13","doi-asserted-by":"crossref","unstructured":"Kotiyal, S., Thapliyal, H., Ranganathan, N.: Circuit for reversible quantum multiplier based on binary tree optimizing ancilla and garbage bits. In 2014 27th international conference on VLSI design and 2014 13th international conference on embedded systems, pp. 545-550. IEEE, (2014)","DOI":"10.1109\/VLSID.2014.101"},{"issue":"7","key":"3857_CR14","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1007\/s11227-015-1410-3","volume":"71","author":"S Kotiyal","year":"2015","unstructured":"Kotiyal, S., Thapliyal, H., Ranganathan, N.: Reversible logic based multiplication computing unit using binary tree data structure. J. Supercomput. 71(7), 2668\u20132693 (2015)","journal-title":"J. Supercomput."},{"issue":"1","key":"3857_CR15","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1007\/s10773-019-04285-3","volume":"59","author":"TA Rather","year":"2020","unstructured":"Rather, T.A., Ahmed, S., Kakkar, V.: Modelling and simulation of a reversible quantum logic based 4$$\\times $$4 multiplier design for nanotechnology applications. Int. J. Theor. Phys. 59(1), 57\u201367 (2020)","journal-title":"Int. J. Theor. Phys."},{"issue":"8","key":"3857_CR16","doi-asserted-by":"publisher","first-page":"2556","DOI":"10.1007\/s10773-019-04145-0","volume":"58","author":"Z Ariafar","year":"2019","unstructured":"Ariafar, Z., Mosleh, M.: Effective designs of reversible vedic multiplier. Int. J. Theor. Phys. 58(8), 2556\u20132574 (2019)","journal-title":"Int. J. Theor. Phys."},{"issue":"6","key":"3857_CR17","doi-asserted-by":"publisher","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","volume":"32","author":"A Peres","year":"1985","unstructured":"Peres, A.: Reversible logic and quantum computers. Phys. Rev. A 32(6), 3266 (1985)","journal-title":"Phys. Rev. A"},{"issue":"6","key":"3857_CR18","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"VV Shende","year":"2003","unstructured":"Shende, V.V., Prasad, A.K., Markov, I.L., Hayes, J.P.: Synthesis of reversible logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(6), 710\u2013722 (2003)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"3857_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11128-016-1455-0","volume":"16","author":"HM Babu","year":"2017","unstructured":"Babu, H.M.: Cost-efficient design of a quantum multiplier-accumulator unit. Quantum Inf. Process. 16(1), 1\u201338 (2017)","journal-title":"Quantum Inf. Process."},{"issue":"2","key":"3857_CR20","doi-asserted-by":"publisher","DOI":"10.1063\/1.5088164","volume":"6","author":"CD Bruzewicz","year":"2019","unstructured":"Bruzewicz, C.D., Chiaverini, J., McConnell, R., Sage, J.M.: Trapped-ion quantum computing: Progress and challenges. Appl. Phys. Rev. 6(2), 021314 (2019)","journal-title":"Appl. Phys. Rev."},{"issue":"13","key":"3857_CR21","doi-asserted-by":"publisher","first-page":"3305","DOI":"10.1073\/pnas.1618020114","volume":"114","author":"NM Linke","year":"2017","unstructured":"Linke, N.M., Maslov, D., Roetteler, M., Debnath, S., Figgatt, C., Landsman, K.A., Wright, K., Monroe, C.: Experimental comparison of two quantum computing architectures. Proc. Natl. Acad. Sci. 114(13), 3305\u20133310 (2017)","journal-title":"Proc. Natl. Acad. Sci."},{"key":"3857_CR22","doi-asserted-by":"crossref","unstructured":"Wang, Z., Chen, S., Liu, W.: A novel method to reduce ancilla and garbage bits of reversible quantum multipliers. In 2015 11th International Conference on Natural Computation (ICNC), pp. 376-380. IEEE, (2015)","DOI":"10.1109\/ICNC.2015.7378019"},{"issue":"4","key":"3857_CR23","doi-asserted-by":"publisher","first-page":"1477","DOI":"10.1007\/s11227-016-1676-0","volume":"72","author":"HV Jayashree","year":"2016","unstructured":"Jayashree, H.V., Thapliyal, H., Arabnia, H.R., Agrawal, V.K.: Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J. Supercomput. 72(4), 1477\u20131493 (2016)","journal-title":"J. Supercomput."},{"issue":"1","key":"3857_CR24","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1007\/s10825-020-01620-4","volume":"20","author":"SM Shahidi","year":"2021","unstructured":"Shahidi, S.M., Borujeni, S.E.: A new method for reversible circuit synthesis using a Simulated Annealing algorithm and don\u2019t-cares. J. Comput. Electron. 20(1), 718\u2013734 (2021)","journal-title":"J. Comput. Electron."},{"key":"3857_CR25","first-page":"50","volume":"2","author":"SM Shahidi","year":"2018","unstructured":"Shahidi, S.M., Etemadi Borujeni, S.: Synthesis of reversible functions based on the realization of distinct cycles. J. Biochem. Tech. Special 2, 50\u201360 (2018)","journal-title":"J. Biochem. Tech. Special"},{"key":"3857_CR26","unstructured":"Dubrova, E.: Fault tolerant design: an introduction. Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden : 22-3. (2008)"},{"issue":"2","key":"3857_CR27","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.92.022336","volume":"92","author":"KM Maller","year":"2015","unstructured":"Maller, K.M., Lichtman, M.T., Xia, T., Sun, Y., Piotrowicz, M.J., Carr, A.W., Isenhower, L., Saffman, M.: Rydberg-blockade controlled-not gate and entanglement in a two-dimensional array of neutral-atom qubits. Phys. Rev. A 92(2), 022336 (2015)","journal-title":"Phys. Rev. A"},{"issue":"2","key":"3857_CR28","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1007\/s11128-010-0192-z","volume":"10","author":"M Mohammadi","year":"2011","unstructured":"Mohammadi, M., Niknafs, A., Eshghi, M.: Controlled gates for multi-level quantum computation. Quantum Inf. Process. 10(2), 241\u2013256 (2011)","journal-title":"Quantum Inf. Process."},{"issue":"1","key":"3857_CR29","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-031-01731-5","volume":"6","author":"TS Metodi","year":"2011","unstructured":"Metodi, T.S., Faruque, A.I., Chong, F.T.: Quantum computing for computer architects. Synth. Lectures Comput. Archit. 6(1), 1\u2013203 (2011)","journal-title":"Synth. Lectures Comput. Archit."},{"key":"3857_CR30","doi-asserted-by":"crossref","unstructured":"Szyprowski, M., Kerntopf, P.: Low quantum cost realization of generalized Peres and Toffoli gates with multiple-control signals. In 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013), pp. 802-807. IEEE, (2013)","DOI":"10.1109\/NANO.2013.6721034"},{"issue":"4","key":"3857_CR31","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1007\/s11128-008-0081-x","volume":"7","author":"M Mohammadi","year":"2008","unstructured":"Mohammadi, M., Eshghi, M.: Heuristic methods to use don\u2019t cares in automated design of reversible and quantum logic circuits. Quantum Inf. Process. 7(4), 175\u2013192 (2008)","journal-title":"Quantum Inf. Process."},{"key":"3857_CR32","doi-asserted-by":"crossref","unstructured":"Yanofsky, N.S., Mannucci, M.A.: Quantum computing for computer scientists. Cambridge University Press, (2008)","DOI":"10.1017\/CBO9780511813887"},{"key":"3857_CR33","doi-asserted-by":"crossref","unstructured":"Bruce, J.W., Thornton, M.A., Shivakumaraiah, L., Kokate, P. S., Li, X.: Efficient adder circuits based on a conservative reversible logic gate. In Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002, pp. 83-88. IEEE, (2002)","DOI":"10.1109\/ISVLSI.2002.1016879"},{"key":"3857_CR34","doi-asserted-by":"crossref","unstructured":"Parhami, B.: Fault-tolerant reversible circuits. In 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, pp. 1726-1729. IEEE, (2006)","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"3857_CR35","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Soeken, M., Drechsler, R.: Mapping NCV circuits to optimized Clifford+T circuits. In International Conference on Reversible Computation, pp. 163-175. Springer, Cham, (2014)","DOI":"10.1007\/978-3-319-08494-7_13"},{"key":"3857_CR36","doi-asserted-by":"crossref","unstructured":"Biswal, L., Bandyopadhyay, C., Ghosh, S., Rahaman, H.: Fault-tolerant implementation of quantum arithmetic and logical unit (QALU) using clifford+T-Group.\u201d In Proceedings of International Conference on Frontiers in Computing and Systems, pp. 833-844. Springer, Singapore, (2021)","DOI":"10.1007\/978-981-15-7834-2_78"},{"issue":"5","key":"3857_CR37","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11128-018-1874-1","volume":"17","author":"T Ahmed","year":"2018","unstructured":"Ahmed, T., Younes, A., Elsayed, A.: Improving the quantum cost of reversible Boolean functions using reorder algorithm. Quantum Inf. Process. 17(5), 1\u201316 (2018)","journal-title":"Quantum Inf. Process."},{"issue":"10","key":"3857_CR38","doi-asserted-by":"publisher","first-page":"5148","DOI":"10.1007\/s00034-020-01406-w","volume":"39","author":"E PourAliAkbar","year":"2020","unstructured":"PourAliAkbar, E., Navi, K., Haghparast, M., Reshadi, M.: Novel optimum parity-preserving reversible multiplier circuits. Circuits Syst. Signal Process. 39(10), 5148\u20135168 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"3857_CR39","doi-asserted-by":"crossref","unstructured":"Banerjee, A.: Reversible cryptographic hardware with optimized quantum cost and delay. In 2010 Annual IEEE India Conference (INDICON), pp. 1-4. IEEE, (2010)","DOI":"10.1109\/INDCON.2010.5712605"},{"issue":"5","key":"3857_CR40","first-page":"806","volume":"3","author":"M Shams","year":"2008","unstructured":"Shams, M., Haghparast, M., Navi, K.: Novel reversible multiplier circuit in nanotechnology. World Appl. Sci. J. 3(5), 806\u2013810 (2008)","journal-title":"World Appl. Sci. J."},{"key":"3857_CR41","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Srinivas, M.B.: Novel Reversible Multiplier Architecture Using Reversible TSG Gate, Proc. IEEE International Conference on Computer Systems and Applications, pp. 100-103, March (2006)","DOI":"10.1109\/AICCSA.2006.205074"},{"key":"3857_CR42","unstructured":"Haghparast, M., Jassbi, S.J., Navi, K., Hashemipour, O.: Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. In World Appl. Sci. J. (2008)"},{"key":"3857_CR43","doi-asserted-by":"crossref","unstructured":"Bhardwaj, K., Deshpande, B.M.: K-algorithm: an improved booth\u2019s recoding for optimal fault-tolerant reversible multiplier. In 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, pp. 362-367. IEEE, (2013)","DOI":"10.1109\/VLSID.2013.215"},{"issue":"02","key":"3857_CR44","doi-asserted-by":"publisher","first-page":"311","DOI":"10.1142\/S0218126609005083","volume":"18","author":"M Haghparast","year":"2009","unstructured":"Haghparast, M., Mohammadi, M., Navi, K., Eshghi, M.: Optimized reversible multiplier circuit. J. Circuits, Syst. Comput. 18(02), 311\u2013323 (2009)","journal-title":"J. Circuits, Syst. Comput."},{"issue":"6","key":"3857_CR45","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1016\/j.mejo.2012.02.004","volume":"43","author":"M Mariam Zomorodi","year":"2012","unstructured":"Mariam Zomorodi, M., Navi, K.: Ultra-area-efficient reversible multiplier. Microelectron. J. 43(6), 377\u2013385 (2012)","journal-title":"Microelectron. J."},{"key":"3857_CR46","doi-asserted-by":"crossref","unstructured":"Chowdhury, M.E.S., Ahmed, N., Jamal, L.: A new perspective in designing an optimized fault tolerant reversible multiplier.\u201d In 2019 Joint 8th International Conference on Informatics, Electronics and Vision (ICIEV) and 2019 3rd International Conference on Imaging, Vision and Pattern Recognition (icIVPR), pp. 274-279. IEEE, (2019)","DOI":"10.1109\/ICIEV.2019.8858530"},{"issue":"7","key":"3857_CR47","doi-asserted-by":"publisher","first-page":"2350","DOI":"10.1007\/s10773-017-3389-4","volume":"56","author":"Y He","year":"2017","unstructured":"He, Y., Luo, M.-X., Zhang, E., Wang, H.-K., Wang, X.-F.: Decompositions of n-qubit Toffoli gates with linear circuit complexity. Int. J. Theor. Phys. 56(7), 2350\u20132361 (2017)","journal-title":"Int. J. Theor. Phys."},{"issue":"2","key":"3857_CR48","first-page":"1355","volume":"2","author":"S Babazadeh","year":"2012","unstructured":"Babazadeh, S., Haghparast, M.: Design of a nanometric fault tolerant reversible multiplier circuit. J. Basic Appl. Sci. Res. 2(2), 1355\u20131361 (2012)","journal-title":"J. Basic Appl. Sci. Res."},{"issue":"6","key":"3857_CR49","first-page":"120","volume":"1","author":"HP Sinha","year":"2012","unstructured":"Sinha, H.P., Syal, N.: Design of fault tolerant reversible multiplier. Int. J. Soft Comput. Eng. (IJSCE) 1(6), 120\u2013124 (2012)","journal-title":"Int. J. Soft Comput. Eng. (IJSCE)"},{"key":"3857_CR50","doi-asserted-by":"crossref","unstructured":"Jamal, L., Rahman, M.M., Babu, H.M.H.: An optimal design of a fault tolerant reversible multiplier. In 2013 IEEE International SOC Conference, pp. 37-42. IEEE, (2013)","DOI":"10.1109\/SOCC.2013.6749657"},{"issue":"11","key":"3857_CR51","doi-asserted-by":"publisher","first-page":"4843","DOI":"10.1007\/s11227-017-2057-z","volume":"73","author":"M Valinataj","year":"2017","unstructured":"Valinataj, M.: Novel parity-preserving reversible logic array multipliers. J. Supercomput. 73(11), 4843\u20134867 (2017)","journal-title":"J. Supercomput."},{"issue":"17","key":"3857_CR52","first-page":"2506","volume":"7","author":"X Qi","year":"2012","unstructured":"Qi, X., Chen, F., Zuo, K., Guo, L., Luo, Y., Min, H.: Design of fast fault tolerant reversible signed multiplier. Int. J. Phys. Sci. 7(17), 2506\u20132514 (2012)","journal-title":"Int. J. Phys. Sci."},{"issue":"7","key":"3857_CR53","first-page":"260","volume":"11","author":"M Valinataj","year":"2017","unstructured":"Valinataj, M.: Design of parity-preserving reversible logic signed array multipliers. Int. J. Phys. Math. Sci. 11(7), 260\u2013267 (2017)","journal-title":"Int. J. Phys. Math. Sci."}],"container-title":["Quantum Information Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11128-023-03857-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11128-023-03857-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11128-023-03857-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T22:29:22Z","timestamp":1729204162000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11128-023-03857-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,7]]},"references-count":53,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2023,4]]}},"alternative-id":["3857"],"URL":"https:\/\/doi.org\/10.1007\/s11128-023-03857-x","relation":{},"ISSN":["1573-1332"],"issn-type":[{"value":"1573-1332","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,7]]},"assertion":[{"value":"4 March 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 January 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 April 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"166"}}