{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T09:49:24Z","timestamp":1648720164465},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2006,1]]},"DOI":"10.1007\/s11227-006-0140-y","type":"journal-article","created":{"date-parts":[[2005,10,11]],"date-time":"2005-10-11T15:01:36Z","timestamp":1129042896000},"page":"93-113","source":"Crossref","is-referenced-by-count":0,"title":["Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages"],"prefix":"10.1007","volume":"35","author":[{"given":"Ling","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingtao","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Selvaraj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"140_CR1","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"P. Chandrakasan","year":"1992","unstructured":"P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low power CMOS digital design. IEEE J. Solid State Circuits, 27:473\u2013483, 1992.","journal-title":"IEEE J. Solid State Circuits"},{"key":"140_CR2","first-page":"157","volume":"5","author":"J. M. Chang","year":"1997","unstructured":"J. M. Chang and M. Pedram. Energy minimization using multiple supply voltages. IEEE Trans. VLSI, 5:157\u2013162, 1997.","journal-title":"IEEE Trans. VLSI"},{"key":"140_CR3","unstructured":"C. T. Chen. System-level design techniques and tool for synthesis of application-specific digital systems. Ph.D dissertation, Dep. Elec. Eng., Univ. Southern California, Aug. 1994."},{"key":"140_CR4","doi-asserted-by":"crossref","unstructured":"C. H. Gebotys and M. I. Elmasry. Optimal synthesis of multichip architectures. In Proc. Int. Conf. Computer-Aided Design, pp. 238\u2013241, Nov. 1992.","DOI":"10.1109\/ICCAD.1992.279367"},{"key":"140_CR5","doi-asserted-by":"crossref","unstructured":"R. Gupta and G. De Micheli. Partitioning of functional models of synchronous digital system. In Proc. Int. Conf. Computer-Aided Design, pp. 216\u2013219, Nov. 1990.","DOI":"10.1109\/ICCAD.1990.129884"},{"key":"140_CR6","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/264995.264997","volume":"2","author":"M. C. Johnson","year":"1997","unstructured":"M. C. Johnson and K. Roy. Datapath scheduling with multiple supply voltages and level converters. ACM Trans. Design Automat. Electronic Systems, 2:227\u2013248, 1997.","journal-title":"ACM Trans. Design Automat. Electronic Systems"},{"key":"140_CR7","doi-asserted-by":"crossref","unstructured":"A. Kalavade and E. A. Lee. A hardware-software co-design methodology for DSP applications. In IEEE Design Test Comput., pp. 12\u201328, Sept. 1993.","DOI":"10.1109\/54.232469"},{"key":"140_CR8","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","volume":"49","author":"B. W. Kernighan","year":"1970","unstructured":"B. W. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. Bell System Technical J., 49:291\u2013307, 1970.","journal-title":"Bell System Technical J."},{"issue":"1","key":"140_CR9","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","volume":"49","author":"B. W. Kernighan","year":"1970","unstructured":"B. W. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J., 49:(1), 291\u2013307, 1970.","journal-title":"Bell Syst. Tech. J."},{"key":"140_CR10","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/43.87596","volume":"10","author":"E. D. Lagnese","year":"1991","unstructured":"E. D. Lagnese and D. E. Thomas. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Computer-Aided Design, 10:847\u2013859, 1991.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"140_CR11","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1145\/253052.253054","volume":"2","author":"Y. R. Lin","year":"1997","unstructured":"Y. R Lin and C. T. Hwang. Scheduling techniques for variable voltage low power designs. ACM Trans. Design Automat. Systems, 2:81\u201397, 1997.","journal-title":"ACM Trans. Design Automat. Systems"},{"key":"140_CR12","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/92.988725","volume":"10","author":"A. Manzak","year":"2002","unstructured":"A. Manzak and C. Chakrabarti. A lower power scheduling scheme with resources operating at multiple voltages. IEEE Trans. VLSI, 10:6\u201314, 2002.","journal-title":"IEEE Trans. VLSI"},{"key":"140_CR13","doi-asserted-by":"crossref","unstructured":"R. Martin and J. Knight. Power profiler: Optimizing ASIC's power consumption at the behavioral level. In Proc. IEEE\/ACM Design Automat. Conf., pp. 42\u201347, 1995.","DOI":"10.1145\/217474.217504"},{"key":"140_CR14","doi-asserted-by":"crossref","unstructured":"M. C. McFarland. Computer-aided partitioning of behavioral hardware descriptions. In Proc. 20th Design Automat. Conf., pp. 472\u2013478, June 1983.","DOI":"10.1109\/DAC.1983.1585695"},{"key":"140_CR15","doi-asserted-by":"crossref","unstructured":"M. C. McFarland. Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions. Proc. 23rd Design Automat. Conf., pp. 474\u2013480, June 1986.","DOI":"10.1109\/DAC.1986.1586131"},{"key":"140_CR16","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/BF01130408","volume":"13","author":"R. Mehra","year":"1996","unstructured":"R. Mehra, L. M. Guerra, and J. M. Rabaey. Low power architectural synthesis and the impact of exploiting locality. J. VLSI. Signal Processing, 13:239\u2013258, 1996.","journal-title":"J. VLSI. Signal Processing"},{"key":"140_CR17","doi-asserted-by":"crossref","unstructured":"Z. Peng. Synthesis of VLSI systems with the CAMAD design aid. In Proc.23rd Design Automat. Conf., pp. 278\u2013284, June 1986.","DOI":"10.1109\/DAC.1986.1586101"},{"key":"140_CR18","doi-asserted-by":"crossref","unstructured":"S. Raje and M. Sarrafzadeh. Variable voltage scheduling. In Proc. Int. Symp. Low Power Designing, pp. 9\u201314, April 1995.","DOI":"10.1145\/224081.224084"},{"key":"140_CR19","doi-asserted-by":"crossref","unstructured":"S. Raje and M. Sarrafzadeh. Scheduling with multiple voltages. Integr. VLSI. J, pp. 37\u201360, Oct. 1997.","DOI":"10.1016\/S0167-9260(97)00013-8"},{"key":"140_CR20","first-page":"536","volume":"47","author":"W. T. Shiue","year":"2000","unstructured":"W. T. Shiue and C. Chaitali. Low power scheduling with resources operating at multiple voltages. IEEE Trans. CASII, 47:536\u2013543, 2000.","journal-title":"IEEE Trans. CASII"},{"key":"140_CR21","doi-asserted-by":"crossref","unstructured":"D. E. Thomas, J. K. Adams, and H. Schmit. A model and methodlogy for hardware-software codesign. IEEE Design Test Comput., 6\u201315, Sept.1993.","DOI":"10.1109\/54.232468"},{"key":"140_CR22","doi-asserted-by":"crossref","unstructured":"K. Usami and M. Horowitz. Clustered voltage scaling technique for low-power design. In Proc. Int. Workshop Low Power Design, pp. 3\u20138, 1995.","DOI":"10.1145\/224081.224083"},{"key":"140_CR23","doi-asserted-by":"crossref","unstructured":"F. Vahid and D. D. Gajski. Specification partitioning for system design. In Proc. 29th Design Automat. Conf., pp. 219\u2013224, June 1992.","DOI":"10.1109\/DAC.1992.227833"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-006-0140-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-006-0140-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-006-0140-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T07:39:10Z","timestamp":1586504350000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-006-0140-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,1]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,1]]}},"alternative-id":["140"],"URL":"https:\/\/doi.org\/10.1007\/s11227-006-0140-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,1]]}}}