{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,7]],"date-time":"2024-07-07T00:53:08Z","timestamp":1720313588461},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2007,4,24]],"date-time":"2007-04-24T00:00:00Z","timestamp":1177372800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2007,9,11]]},"DOI":"10.1007\/s11227-007-0132-6","type":"journal-article","created":{"date-parts":[[2007,4,23]],"date-time":"2007-04-23T10:02:21Z","timestamp":1177322541000},"page":"201-223","source":"Crossref","is-referenced-by-count":8,"title":["Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains"],"prefix":"10.1007","volume":"42","author":[{"given":"Yung-Chia","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yi-Ping","family":"You","sequence":"additional","affiliation":[]},{"given":"Chung-Wen","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Ting-Ting","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,4,24]]},"reference":[{"issue":"2","key":"132_CR1","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"CR Lee","year":"2003","unstructured":"Lee CR, Lee JK, Hwang TT, Tsai SC (2003) Compiler optimizations on vliw instruction scheduling for low power. ACM Trans Des Automat Electron Syst 8(2):252\u2013268","journal-title":"ACM Trans Des Automat Electron Syst"},{"key":"132_CR2","doi-asserted-by":"crossref","unstructured":"Devadas S, Malik S (1995) A survey of optimization techniques targeting low power vlsi circuits. In: Proceedings of the design automation conference, pp 242\u2013247","DOI":"10.1145\/217474.217536"},{"key":"132_CR3","doi-asserted-by":"crossref","first-page":"570","DOI":"10.1109\/5.371967","volume":"83","author":"D Singh","year":"1995","unstructured":"Singh D, Rabaey J, Pedram M, Catthoor F, Rajgopal S, Sehgal N, Mozdzen T (1995) Power conscious cad tools and methodologies: a\u00a0perspective. Proc IEEE 83:570\u2013594","journal-title":"Proc IEEE"},{"key":"132_CR4","doi-asserted-by":"crossref","unstructured":"Hsu CH, Kremer U, Hsiao M (2001) Compiler-directed dynamic voltage\/frequency scheduling for energy reduction in microprocessors. In: Proceedings of the 2001 international symposium on low power electronics and design","DOI":"10.1145\/383082.383165"},{"key":"132_CR5","doi-asserted-by":"crossref","unstructured":"Azevedo A, Issenin I, Cornea R, Gupta R, Dutt N, Veidenbaum A, Nicolau A (2002) Profile-based dynamic voltage scheduling using program checkpoints. In: Proceedings of the conference on design, automation and test in Europe","DOI":"10.1109\/DATE.2002.998266"},{"key":"132_CR6","unstructured":"Weiser M, Welch B, Demers A, Shenker S (1994) Scheduling for reduced CPU energy. In: Proceedings of USENIX symposium on operating systems design and implementation (OSDI), pp 13\u201323"},{"key":"132_CR7","unstructured":"Butts JA, Sohi GS (2000) A static power model for architects. In: Proceedings of the international symposium on microarchitecture, pp 191\u2013201"},{"key":"132_CR8","doi-asserted-by":"crossref","unstructured":"Powell MD, Yang SH, Falsafi B, Roy K, Vijaykumar TN (2000) Gated-vdd:a circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings ISLPED","DOI":"10.1145\/344166.344526"},{"key":"132_CR9","doi-asserted-by":"crossref","unstructured":"You YP, Huang CW, Lee JK (2005) A sink-n-hoist framework for leakage power reduction. In: Proceedings EMSOFT","DOI":"10.1145\/1086228.1086252"},{"key":"132_CR10","unstructured":"You YP, Lee CR, Lee JK (2002) Compiler analysis and support for leakage power reduction on microprocessors. In: Proceedings LCPC"},{"issue":"1","key":"132_CR11","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1124713.1124723","volume":"11","author":"YP You","year":"2006","unstructured":"You YP, Lee CR, Lee JK (2006) Compilers for leakage power reductions. ACM Trans Des Autom Electron Syst 11(1):147\u2013166","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"132_CR12","doi-asserted-by":"crossref","unstructured":"Duarte D, Tsai Y, Vijaykrishnan N, Irwin MJ (2002) Evaluating run-time techniques for leakage power reduction. In: Proceedings ASPDAC","DOI":"10.1109\/ASPDAC.2002.994881"},{"key":"132_CR13","doi-asserted-by":"crossref","unstructured":"Rele S, Pande S, Onder S, Gupta R (2002) Optimizing static power dissipation by functional units in superscalar processors. In: Proceedings of the international conference on compiler construction, pp\u00a0261\u2013275","DOI":"10.1007\/3-540-45937-5_19"},{"key":"132_CR14","unstructured":"Lackey DE, Bednar PSZTR, Stout DW, Gould SW, Cohn JM (2002) Managing power and performance for system-on-chip designs using voltage islands. In: Proceedings of the 2002 IEEE\/ACM international conference on computer-aided design, pp 195\u2013202"},{"key":"132_CR15","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1109\/92.766756","volume":"7","author":"CY Su","year":"1999","unstructured":"Su CY, Hwang SA, Chen PS, Wu CW (1999) An improved Montgomery algorithm for high-speed rsa public-key cryptosystem. IEEE Trans Very Large Scale Integr Syst 7:280\u2013284","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"132_CR16","doi-asserted-by":"crossref","first-page":"474","DOI":"10.1109\/TVLSI.2003.812308","volume":"11","author":"JH Hong","year":"2003","unstructured":"Hong JH, Wu CW (2003) Cellular array modular multiplier for the rsa public-key cryptosystem based on modified booth\u2019s algorithm. IEEE Trans Very Large Scale Integr Syst 11:474\u2013484","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"132_CR17","unstructured":"Lin TF, Su CP, Huang CT, Wu CW (2002) A high-throughput low-cost aes cipher chip. In: 3rd IEEE Asia\u2013Pacific conference ASIC"},{"key":"132_CR18","doi-asserted-by":"crossref","unstructured":"Su CP, Lin TF, Huang CT, Wu CW (2003) A highly efficient aes cipher chip. In: ASP-DAC","DOI":"10.1145\/1119772.1119891"},{"key":"132_CR19","unstructured":"Wang MY, Su CP, Huang CT, Wu CW (2004) An hmac processor with integrated sha-1 and md5 algorithms. In: ASP-DAC"},{"key":"132_CR20","unstructured":"Lee MC, Huang JR, Su CP, Chang TY, Huang CT, Wu CW (2002) A true random generator design. In: 13th VLSI design\/CAD symposium"},{"key":"132_CR21","unstructured":"Hifn (2003) 7954 security processor Data Sheet"},{"key":"132_CR22","unstructured":"Gammage N, Waters G (2003) Securing the smart network with Motorola security processors"},{"key":"132_CR23","doi-asserted-by":"crossref","unstructured":"Chang JM, Pedram M (1997) Energy minimization using multiple supply voltages. IEEE Trans Very Large Scale Integr Syst 5(4)","DOI":"10.1109\/92.645070"},{"key":"132_CR24","unstructured":"Yu CC, Wang WP, Liu BD (2001) A new level converter for low-power applications. In: The 2001 IEEE international symposium on circuits and systems, pp 113\u2013116"},{"key":"132_CR25","unstructured":"ARM (2004) Intelligent energy controller technical overview"},{"key":"132_CR26","unstructured":"You YP, Lee CR, Lee JK (2001) Real-time task scheduling for dynamically variable voltage processors. In: Proceedings of the IEEE workshop on power management for real-time and embedded systems"},{"issue":"6","key":"132_CR27","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/2.386982","volume":"28","author":"JA Stankovic","year":"1995","unstructured":"Stankovic JA, Spuri M, Natale MD, Buttazzo G (1995) Implications of classical scheduling results for real-time systems. Computer 28(6):16\u201325","journal-title":"Computer"},{"issue":"1","key":"132_CR28","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"CL Liu","year":"1973","unstructured":"Liu CL, Layland JW (1973) Scheduling algorithms for multiprogramming in a\u00a0hard read-time environment. J ACM 20(1):46\u201361","journal-title":"J ACM"},{"issue":"5","key":"132_CR29","doi-asserted-by":"crossref","first-page":"1105","DOI":"10.1137\/S0097539792233634","volume":"25","author":"WK Shih","year":"1996","unstructured":"Shih WK, Liu JWS (1996) On-line scheduling of imprecise computations to minimize error. SIAM J Comput 25(5):1105\u20131121","journal-title":"SIAM J Comput"},{"key":"132_CR30","unstructured":"Pasricha S (2002) Transaction level modeling of soc with Systemc 2.0. Technical report, Synopsys Users Group Conference"},{"key":"132_CR31","unstructured":"Semiconductor Industry Association (2003) International technology roadmap for semiconductors 2003 edition. Technical report"},{"key":"132_CR32","first-page":"42","volume":"6","author":"B Doyle","year":"2002","unstructured":"Doyle B, Arghavani R, Barlage D, Datta S, Doczy M, Kavalieros J, Murthy A, Chau R (2002) Transistor elements for 30\u00a0nm physical gate lengths and beyond. Intel Technol J 6:42\u201354","journal-title":"Intel Technol J"},{"key":"132_CR33","unstructured":"Kim JM, Chae SI (1996) New mpeg2 decoder architecture using frequency scaling. In: IEEE international symposium on circuits and systems. ISCAS \u201996, vol 4, pp 253\u2013256"},{"key":"132_CR34","doi-asserted-by":"crossref","unstructured":"Pouwelse J, Langendoen K, Sips H (2001) Dynamic voltage scaling on a\u00a0low-power microprocessor. In: 7th ACM international conference on mobile computing and networking (Mobicom), Rome, Italy, pp 251\u2013259","DOI":"10.1145\/381677.381701"},{"key":"132_CR35","doi-asserted-by":"crossref","unstructured":"Semeraro G, Magklis G, Balasubramonian R, Albonesi D, Dwarkadas S, Scott M (2002) Dynamic frequency and voltage control for a\u00a0multiple clock domain microarchitecture","DOI":"10.1109\/MM.2003.1261388"},{"key":"132_CR36","doi-asserted-by":"crossref","unstructured":"Iyer A, Marculescu D (2002) Power and performance evaluation of globally asynchronous locally synchronous processors. In: Proceedings 29th annual international symposium on computer architecture, pp 158\u2013168","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"132_CR37","doi-asserted-by":"crossref","unstructured":"Pouwelse J, Langendoen K, Sips H (2001) Energy priority scheduling for variable voltage processors. In: Proceedings ISLPED","DOI":"10.1145\/383082.383089"},{"issue":"12","key":"132_CR38","doi-asserted-by":"crossref","first-page":"1702","DOI":"10.1109\/43.811318","volume":"18","author":"I Hong","year":"1999","unstructured":"Hong I, Kirovski D, Qu G, Potkonjak M, Srivastava MB (1999) Power optimization of variable-voltage core-based systems. IEEE Trans Comput Aided Des 18(12):1702\u20131714","journal-title":"IEEE Trans Comput Aided Des"},{"key":"132_CR39","unstructured":"Luo J, Jha NK (2000) Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems. In: Proceedings ICCAD, pp 357\u2013364"},{"key":"132_CR40","unstructured":"Luo J, Jha N (2002) Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems. In: Proceedings ASPDAC"},{"key":"132_CR41","doi-asserted-by":"crossref","unstructured":"Rao R, Vrudhula S (2004) Energy optimization for a\u00a0two-device data flow chain. In: Proceedings of the 2004 international conference on computer aided design, pp 268\u2013274","DOI":"10.1109\/ICCAD.2004.1382585"},{"key":"132_CR42","doi-asserted-by":"crossref","unstructured":"Niyogi K, Marculescu D (2005) Speed and voltage selection for gals systems based on voltage\/frequency islands. In: Proceedings of the ACM\/IEEE Asia\u2013Pacific design automation conference, China","DOI":"10.1145\/1120725.1120852"},{"key":"132_CR43","volume-title":"Modern engineering statistics","author":"LL Lapin","year":"1997","unstructured":"Lapin LL (1997) Modern engineering statistics. Wadsworth, Belmont"},{"key":"132_CR44","volume-title":"Computer architecture and parallel processing","author":"K Hwang","year":"1984","unstructured":"Hwang K, Briggs F (1984) Computer architecture and parallel processing. McGraw\u2013Hill, New York"},{"key":"132_CR45","doi-asserted-by":"crossref","unstructured":"Bodin F, Windheiser D, Jalby W, Atapattu D, Lee M, Gannon D (1990) Performance evaluation and prediction for parallel algorithms on the bbn gp1000. In: Proceedings of the 4th ACM international conference on supercomputing, pp 401\u2013403","DOI":"10.1145\/77726.255182"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0132-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-007-0132-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0132-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T06:23:55Z","timestamp":1559370235000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-007-0132-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4,24]]},"references-count":45,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,9,11]]}},"alternative-id":["132"],"URL":"https:\/\/doi.org\/10.1007\/s11227-007-0132-6","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,4,24]]}}}