{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T00:30:25Z","timestamp":1772065825912,"version":"3.50.1"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2007,5,20]],"date-time":"2007-05-20T00:00:00Z","timestamp":1179619200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2007,9,11]]},"DOI":"10.1007\/s11227-007-0134-4","type":"journal-article","created":{"date-parts":[[2007,5,19]],"date-time":"2007-05-19T14:52:41Z","timestamp":1179586361000},"page":"235-250","source":"Crossref","is-referenced-by-count":5,"title":["Improving utilization of reconfigurable resources using two-dimensional compaction"],"prefix":"10.1007","volume":"42","author":[{"given":"Ahmed A.","family":"El Farag","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hatem M.","family":"El-Boghdadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samir I.","family":"Shaheen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,5,20]]},"reference":[{"key":"134_CR1","doi-asserted-by":"crossref","unstructured":"Gericota MG, Alves GR, Silva ML, Ferreira JM (2002) On-line defragmentation for run-time partially reconfigurable FPGAs. In: FPL 2002, LNCS 2438, pp\u00a0302\u2013311","DOI":"10.1007\/3-540-46117-5_32"},{"key":"134_CR2","doi-asserted-by":"crossref","unstructured":"Gericota MG, Alves GR, Silva ML, Ferreira JM (2003) Run-time management of logic resources on reconfigurable systems. In: Proceedings of the design, automation and test in Europe 2003 conference and exhibition (DATE\u20192003), Munich, Germany, March 2003, pp\u00a0974\u2013979","DOI":"10.1109\/DATE.2003.1253731"},{"key":"134_CR3","doi-asserted-by":"crossref","unstructured":"Brebner G, Diessel O (2001) Chip-based reconfigurable task management. In: Proceedings of the 11th international workshop on field programmable gate arrays (FPL), pp\u00a0182\u2013191","DOI":"10.1007\/3-540-44687-7_19"},{"key":"134_CR4","unstructured":"Diessel O, ElGindy H (1998) On scheduling dynamic FPGA reconfigurations. In: Proceedings of the 5th Australasian conference on parallel and real-time systems (PART), pp\u00a0191\u2013200"},{"key":"134_CR5","doi-asserted-by":"crossref","unstructured":"Diessel O, ElGindy H, Middendorf M, Schmeck H, Schmidt B (2000) Dynamic scheduling of tasks on partially reconfigurable FPGAs. In: IEE proceedings on computers and digital techniques, vol\u00a0147, pp\u00a0181\u2013188","DOI":"10.1049\/ip-cdt:20000485"},{"key":"134_CR6","series-title":"Lecture notes in computer science","first-page":"192","volume-title":"Algorithms and data structures (WADS 2001)","author":"SP Fekete","year":"2001","unstructured":"Fekete SP, Kohler E, Teich J (2001) Higher-dimensional packing with order constraints. In: Algorithms and data structures (WADS 2001). Lecture notes in computer science, vol\u00a02125. Springer, Berlin, pp\u00a0192\u2013204"},{"key":"134_CR7","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1287\/moor.1030.0079","volume":"29","author":"SP Fekete","year":"2004","unstructured":"Fekete SP, Schepers J (2004) A combinatorial characterization of higher-dimensional orthogonal packing. Math Oper Res 29:353\u2013368","journal-title":"Math Oper Res"},{"issue":"6","key":"134_CR8","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1109\/12.773796","volume":"48","author":"JSN Jean","year":"1999","unstructured":"Jean JSN, Tomko K, Yavagal V, Shah J, Cook R (1999) Dynamic reconfiguration to support concurrent applications. IEEE Trans Comput 48(6):591\u2013602","journal-title":"IEEE Trans Comput"},{"key":"134_CR9","doi-asserted-by":"crossref","unstructured":"Fekete S, Kohler E, Teich J (2001) Optimal FPGA module placement with temporal precedence constraints. In: Proceedings of design automation and test in Europe (DATE), pp\u00a0658\u2013665","DOI":"10.1109\/DATE.2001.915093"},{"key":"134_CR10","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/54.825678","volume":"17","author":"K Bazargan","year":"2000","unstructured":"Bazargan K, Kastner R, Sarrafzadeh M (2000) Fast template placement for reconfigurable computing systems. IEEE Des Test Comput 17:68\u201383","journal-title":"IEEE Des Test Comput"},{"key":"134_CR11","unstructured":"Tabero J, Septien J, Mecha H, Mozos D, Roman S (2003) Efficient hardware multitasking through space multiplexing in 2D RTR FPGAs. In: Euromicro digital system design conference, September 2003"},{"key":"134_CR12","doi-asserted-by":"crossref","unstructured":"Walder H, Steiger C, Platzner M (2003) Fast online task placement on FPGAs: free space partitioning and 2D-hashing. In: International parallel and distributed processing symposium, April 2003","DOI":"10.1109\/IPDPS.2003.1213329"},{"key":"134_CR13","doi-asserted-by":"crossref","unstructured":"Handa M, Vemuri R (2004) An efficient algorithm for finding empty space for online FPGA placement. In: Design automation conference, San Diego, CA, June 2004, pp\u00a0960\u2013965","DOI":"10.1145\/996566.996820"},{"key":"134_CR14","volume-title":"Engineering of reconfigurable systems and algorithms (ERSA02)","author":"MA George","year":"2002","unstructured":"George MA, Pink MJ, Kearney DA, Wigley GB (2002) Efficient allocation of FPGA area to multiple users in an operating system for reconfigurable computing. In: Engineering of reconfigurable systems and algorithms (ERSA02), Las Vegas. CSREA, Irvine"},{"key":"134_CR15","volume-title":"Proceedings of the IEEE symposium on FPGAs for custom computing machines (FCCM)","author":"K Compton","year":"2001","unstructured":"Compton K, Cooley J, Knol S, Hauck S (2001) Configuration relocation and defragmentation for reconfigurable computing. In: Proceedings of the IEEE symposium on FPGAs for custom computing machines (FCCM), April 2001. IEEE CS, Los Alamitos"},{"key":"134_CR16","unstructured":"Kalte H, Koester M, Kettelhoit B, Porrmann M, R\u00fcckert U (2006) A\u00a0comparative study on system approaches for partially reconfigurable architectures. In: Engineering of reconfigurable systems and algorithms (ERSA06)"},{"key":"134_CR17","unstructured":"Handa M, Vemuri R (2004) Area fragmentation in reconfigurable operating systems. In: Engineering of reconfigurable systems and algorithms, engineering of reconfigurable systems and algorithms (ERSA04)"},{"key":"134_CR18","doi-asserted-by":"crossref","unstructured":"Walder H, Platzner M (2003) Online scheduling for block partitioned reconfigurable devices. In: Design, automation and test in Europe (DATE\u201903), March 2003, pp\u00a0290\u2013295","DOI":"10.1109\/DATE.2003.1253622"},{"key":"134_CR19","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1007\/3-540-44687-7_19","volume-title":"Field-programmable logic and applications (FPL\u201901)","author":"G Brebner","year":"2001","unstructured":"Brebner G, Diessel O (2001) Chip-based reconfigurable task management. In: Field-programmable logic and applications (FPL\u201901). Springer, Berlin, pp\u00a0182\u2013191"},{"key":"134_CR20","doi-asserted-by":"crossref","unstructured":"Danne K, Platzner M (2005) A heuristic approach to schedule periodic real-time tasks on reconfigurable hardware. In: Proceedings of the international conference on field programmable logic and applications (FPL05), Tampere, Finland, 24\u201326 August 2005","DOI":"10.1109\/FPL.2005.1515787"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0134-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-007-0134-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0134-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:23:55Z","timestamp":1559384635000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-007-0134-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,20]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,9,11]]}},"alternative-id":["134"],"URL":"https:\/\/doi.org\/10.1007\/s11227-007-0134-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,5,20]]}}}