{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T04:17:55Z","timestamp":1684037875911},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,9,5]],"date-time":"2007-09-05T00:00:00Z","timestamp":1188950400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1007\/s11227-007-0147-z","type":"journal-article","created":{"date-parts":[[2007,9,10]],"date-time":"2007-09-10T23:08:08Z","timestamp":1189465688000},"page":"24-40","source":"Crossref","is-referenced-by-count":0,"title":["YAARC: yet another approach to further reducing the\u00a0rate\u00a0of\u00a0conflict misses"],"prefix":"10.1007","volume":"44","author":[{"given":"Mohsen","family":"Sharifi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behrouz","family":"Zolfaghari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,5]]},"reference":[{"issue":"5","key":"147_CR1","first-page":"405","volume":"21","author":"B Zolfaghari","year":"2006","unstructured":"Zolfaghari B, Sharifi M (2006) The impact of skewed associativity on the replacement traffic in coma multiprocessors. Int J Comput Syst Sci Eng 21(5):405\u2013411","journal-title":"Int J Comput Syst Sci Eng"},{"key":"147_CR2","doi-asserted-by":"crossref","unstructured":"Zhang C (2006) Balanced cache: reducing conflict misses of direct-mapped caches through programmable decoders. In: 33rd international symposium on computer architecture (ISCA 2006), Boston, MA, USA, 17\u201321 June 2006","DOI":"10.1109\/ISCA.2006.12"},{"key":"147_CR3","unstructured":"Ding X, Nikolopoulos D, Jiang S, Zhang X (2006) MESA: reducing cache conflicts by integrating static and run-time methods. In: IEEE international symposium on performance analysis of systems and software (ISPASS\u201906), Austin, TX, March 2006"},{"key":"147_CR4","doi-asserted-by":"crossref","unstructured":"Qureshi MK, Thompson D, Patt YN (2005) The V-way cache: demand based associativity via global replacement. In: Proceedings of international symposium on computer architecture (ISCA 2005), Madison, Wisconsin, USA, 4\u20138 June 2005, pp 544\u2013555","DOI":"10.1109\/ISCA.2005.52"},{"issue":"5","key":"147_CR5","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TC.2005.79","volume":"54","author":"M Kharbutli","year":"2005","unstructured":"Kharbutli M, Solihin Y, Lee J (2005) Eliminating conflict misses using prime number based cache indexing. IEEE Trans Comput 54(5):573\u2013586","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"147_CR6","first-page":"2","volume":"5","author":"C Zhang","year":"2005","unstructured":"Zhang C (2005) Balanced instruction cache: reducing conflict misses of direct mapped caches through balanced sub-array accesses. IEEE Comput Arch Lett 5(1):2\u20135","journal-title":"IEEE Comput Arch Lett"},{"key":"147_CR7","doi-asserted-by":"crossref","unstructured":"Spjuth M, Karlsson M, Hagersten E (2005) Skewed caches from a low-power perspective. In: Proceedings of computing frontiers, Ischia, Italy, May 2005","DOI":"10.1145\/1062261.1062289"},{"issue":"1","key":"147_CR8","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/TC.2005.2","volume":"54","author":"C Kulkarni","year":"2005","unstructured":"Kulkarni C, Ghez C, Miranda M, Catthoor F, De Man H (2005) Cache conscious data layout organization for conflict miss reduction in embedded multimedia applications. IEEE Trans Comput Syst 54(1):76\u201381","journal-title":"IEEE Trans Comput Syst"},{"key":"147_CR9","unstructured":"Selen T (2004) Reorganization in the skewed-associative TLB. Master\u2019s thesis, Department of Information Technology, Uppsala University, Uppsala, Sweden, September 2004"},{"issue":"7","key":"147_CR10","doi-asserted-by":"crossref","first-page":"924","DOI":"10.1109\/TC.2004.21","volume":"53","author":"A Seznec","year":"2004","unstructured":"Seznec A (2004) Concurrent support of multiple page sizes on a skewed associative TLB. IEEE Trans Comput 53(7):924\u2013927","journal-title":"IEEE Trans Comput"},{"key":"147_CR11","unstructured":"Spjuth M, Karlsson M, Hagersten E (2004) Low power and conflict tolerant cache design. Technical Report #2004-024, Department of Information Technology, Uppsala University, May 2004"},{"key":"147_CR12","doi-asserted-by":"crossref","unstructured":"Kharbutli M, Irwin K, Solihin Y, Lee J (2004) Using prime numbers for cache indexing to eliminate conflict misses. In: 10th international symposium on high performance computer architecture (HPCA-10), Madrid, Spain, 14\u201318 February 2004","DOI":"10.1109\/HPCA.2004.10015"},{"key":"147_CR13","doi-asserted-by":"crossref","unstructured":"Jung-Wook P, Cheong-Ghil K, Jung-Hoon L, Shin-Dug K (2004) An energy efficient cache memory architecture for embedded systems. In: Proceedings of the 2004 ACM symposium on applied computing, Nicosia, Cyprus, 14\u201317 March 2004, pp 884\u2013890","DOI":"10.1145\/967900.968079"},{"key":"147_CR14","unstructured":"Spjuth M, Karlsson M, Hagersten E (2003) The elbow cache: a power-efficient alternative to highly associative caches. Technical Report\u00a0#2003-046, Department of Information Technology, Uppsala University, September 2003"},{"key":"147_CR15","doi-asserted-by":"crossref","unstructured":"Michaud P (2003) A statistical model of skewed associativity. In: International symposium on performance analysis of systems and software, Austin, March 2003","DOI":"10.1109\/ISPASS.2003.1190247"},{"key":"147_CR16","doi-asserted-by":"crossref","unstructured":"Sharifi M, Zolfaghari B (2002) An approach to exploiting skewed associative memories in avionics systems. In: International conference on parallel and distributed systems, National Central University, Taiwan, ROC, December 2002","DOI":"10.1109\/ICPADS.2002.1183450"},{"key":"147_CR17","unstructured":"Vandierendonck, De Bosschere (2003) Trade-offs for skewed-associative caches. In: International conference on parallel computing (Parco2003), Dresden, Germany, 2\u20135 September 2003"},{"key":"147_CR18","doi-asserted-by":"crossref","unstructured":"Djordjalian A (2002) Minimally skewed associative caches. In: Proceedings of 14th symposium on computer architecture and high performance computing (SCAB-PAD\u201902), Vitria, ES, Brazil, 28\u201330 October 2002, pp 100\u2013107","DOI":"10.1109\/CAHPC.2002.1180765"},{"key":"147_CR19","unstructured":"Bartolini S, Prete CA (2001) A software strategy to improve cache performance. In: IEEE TCCA Newsletter, pp 24\u201332"},{"key":"147_CR20","doi-asserted-by":"crossref","unstructured":"Chu Y, Ito MR (2000) A 2-way thrashing avoidance cache (TAC): an efficient instruction cache scheme for object-oriented languages. In: Proceedings of IEEE international conference on computer design: VLSI in computers & processors (ICCD 2000), Austin, TX, 17\u201320 September 2000, pp 329\u2013336","DOI":"10.1109\/ICCD.2000.878273"},{"issue":"6","key":"147_CR21","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/2.769448","volume":"32","author":"F Dahlgren","year":"1999","unstructured":"Dahlgren F, Torellas J (1999) Cache only memory architectures. IEEE Comput Mag 32(6):72\u201379","journal-title":"IEEE Comput Mag"},{"issue":"2","key":"147_CR22","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/12.752658","volume":"48","author":"J Kalamatianos","year":"1999","unstructured":"Kalamatianos J, Khalafi A, Kaeli D, Meleis W (1999) Analysis of temporal based program behavior for improved instruction cache performance. IEEE Trans Comput 48(2):168\u2013175","journal-title":"IEEE Trans Comput"},{"key":"147_CR23","first-page":"403","volume-title":"Microprocessors and microsystems, vol 22","author":"G Lee","year":"1999","unstructured":"Lee G, Quattlebaum B, Cho S, Kinney L (1999) Design of a bus based COMA multiprocessor DICE In: Microprocessors and microsystems, vol 22, Elsevier, Amsterdam, pp 403\u2013411"},{"key":"147_CR24","unstructured":"Seznec A (1997) A new case for skewed associativity. IRISA Report No 1114, July 1997"},{"issue":"5","key":"147_CR25","doi-asserted-by":"crossref","first-page":"530","DOI":"10.1109\/12.589219","volume":"46","author":"F Bodin","year":"1997","unstructured":"Bodin F, Seznec A (1997) Skewed associativity improves program performance and enhances predictability. IEEE Trans Comput 46(5):530\u2013544","journal-title":"IEEE Trans Comput"},{"key":"147_CR26","unstructured":"Channon D, Lai R, Koch D (1997) Associativity revisited: a study of set, column and skewed TLBs using SPEC95. In: ACAC\u201997, pp 81\u201396"},{"key":"147_CR27","doi-asserted-by":"crossref","unstructured":"Gonzalez A, Valero M, Topham N, Parcerisa JM (1997) Eliminating cache conflict misses through XOR based placement functions. In: Proceedings of the international conference on supercomputing, pp 76\u201383","DOI":"10.1145\/263580.263599"},{"key":"147_CR28","unstructured":"Torellas J, Padua D (1996) The Illinois aggressive COMA multiprocessor project (I_A COMA). In: Proceedings of the 6th symposium on the frontiers of massively parallel computing, October 1996"},{"key":"147_CR29","doi-asserted-by":"crossref","unstructured":"Bodin F, Seznec A (1995) Skewed associativity enhances performance predictability. In: Proceedings of the 22nd international symposium on computer architecture (IEEE-ACM), Santa-Margharita, June 1995","DOI":"10.1145\/223982.224437"},{"key":"147_CR30","unstructured":"Muller HL, Stallard PWA, D Warren DH (1995) The application of skewed associative memories to cache only memory architectures. In: Proceedings of the international conference on parallel processing, ICPP\u201995, Oconomowoc, Wisconsin, vol\u00a01, 14\u201318 August 1995, pp 150\u2013154"},{"key":"147_CR31","doi-asserted-by":"crossref","unstructured":"Srivastava A, Esutace A (1994) ATOM: a system for building customized program analysis tools. Technical Report\u00a094-2, Western Research Laboratory Digital","DOI":"10.1145\/178243.178260"},{"key":"147_CR32","doi-asserted-by":"crossref","unstructured":"Seznec A (1993) About set and skewed associativity on second level caches. In: International conference on computer design, Boston, October 1993","DOI":"10.1109\/ICCD.1993.393408"},{"key":"147_CR33","doi-asserted-by":"crossref","unstructured":"Seznec A, Bodin F (1993) Skewed associative caches. In: Proceedings of PARLE \u201993\u2014parallel architectures and languages Europe. Lecture notes in computer science, Munich, Germany, 14\u201317 June 1993","DOI":"10.1007\/3-540-56891-3_24"},{"key":"147_CR34","unstructured":"Seznec A (1993) A case for 2-way set associative caches. In: Proceedings of the 20th ISCA (International symposium on computer architecture), San Diego, CA, May 1993, pp 169\u2013178"},{"key":"147_CR35","unstructured":"Joe T, Hennessy L (1992) Comparative performance evaluation of cache coherent NUMA and COMA architectures. In: Proceedings of the 19th annual international symposium on computer architecture, May 1992, pp 80\u201391"},{"key":"147_CR36","unstructured":"Gupta A et al (1992) Performance limitations of cache coherent NUMA and hierarchical COMA multiprocessors and the flat-COMA solution. Stanford University Technical Report #CSL-TR-92-524, May 1992"},{"key":"147_CR37","unstructured":"Burkhardt III H et al (1992) Overview of the KSR-1 computer system. Technical Report KSR-TR-9202001, Kendall Square Research Corporation"},{"issue":"9","key":"147_CR38","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/2.156381","volume":"25","author":"E Hagersten","year":"1992","unstructured":"Hagersten E, Haridi S, Landin A (1992) DDM: a cache-only memory architecture. IEEE Comput 25(9):44\u201354","journal-title":"IEEE Comput"},{"key":"147_CR39","doi-asserted-by":"crossref","unstructured":"Cantin JF, Hill MD (2000) Cache performance of the SPEC CPU2000 benchmarks. http:\/\/www.cs.wisc.edu\/multifacet\/misc\/spec2000cachedata\/","DOI":"10.1145\/563519.563522"},{"issue":"7","key":"147_CR40","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.869367","volume":"33","author":"JL Henning","year":"2000","unstructured":"Henning JL (2000) SPEC CPU2000: measuring CPU performance in the new millennium. IEEE Comput 33(7):28\u201335, http:\/\/www.spec.org\/osg\/cpu2000\/papers\/COMPUTER_200007-abstract.JLH.html","journal-title":"IEEE Comput"},{"key":"147_CR41","doi-asserted-by":"crossref","unstructured":"Burger D, Austin T (1997) The SimpleScalar tool set, version 2.0., Technical Report #1342 University of Wisconsin-Madison","DOI":"10.1145\/268806.268810"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0147-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-007-0147-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0147-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T03:33:57Z","timestamp":1684035237000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-007-0147-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,5]]},"references-count":41,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["147"],"URL":"https:\/\/doi.org\/10.1007\/s11227-007-0147-z","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9,5]]}}}