{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T20:46:04Z","timestamp":1648932364638},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2007,9,26]],"date-time":"2007-09-26T00:00:00Z","timestamp":1190764800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1007\/s11227-007-0151-3","type":"journal-article","created":{"date-parts":[[2007,9,25]],"date-time":"2007-09-25T12:14:33Z","timestamp":1190722473000},"page":"103-125","source":"Crossref","is-referenced-by-count":1,"title":["Dual-execution mode processor architecture"],"prefix":"10.1007","volume":"44","author":[{"given":"Md. Musfiquzzaman","family":"Akanda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben A.","family":"Abderazek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Sowa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,26]]},"reference":[{"key":"151_CR1","volume-title":"Readings in hardware\/software co-design","author":"G Micheli De","year":"2001","unstructured":"De Micheli G, Ernst R, Wolf W (2001) Readings in hardware\/software co-design. Kaufmann, Los Altos, ISBN 1-55860-702-1"},{"issue":"3","key":"151_CR2","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1007\/s11227-005-0160-z","volume":"32","author":"M Sowa","year":"2005","unstructured":"Sowa M, Abderazek BA, Yoshinaga T (2005) Parallel queue processor architecture based on produced order computation model. Int J Supercomput 32(3):217\u2013229","journal-title":"Int J Supercomput"},{"issue":"1","key":"151_CR3","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/s11227-006-6719-5","volume":"38","author":"BA Abderazek","year":"2006","unstructured":"Abderazek BA, Yoshinaga T, Sowa M (2006) High-level modeling and FPGA prototyping of produced order parallel queue processor core. Int J Supercomput 38(1):3\u201315","journal-title":"Int J Supercomput"},{"key":"151_CR4","unstructured":"P6 Power Data Slides provided by Intel Corp to Universities"},{"key":"151_CR5","unstructured":"Bisshop B, Killiher T, Irwin M (1999) The design of register renaming unit. In: Proceedings of Great Lakes symposium on VLSI"},{"key":"151_CR6","series-title":"Lecture notes in computer science","first-page":"77","volume-title":"Proceedings of Springer\u2019s lecture note in computer science","author":"M Akanda","year":"2005","unstructured":"Akanda M, Abderazek BA, Kawata S, Sowa M (2005) An efficient dynamic Switching Mechanism (DSM) for Hybrid Processor Architecture. In: Proceedings of Springer\u2019s lecture note in computer science, 6\u20139 December 2005. Lecture notes in computer science, vol\u00a03824. Springer, Berlin, pp\u00a077\u201386"},{"key":"151_CR7","unstructured":"Lewis D et al (2002) The stratix logic and routing architecture. In: FPGA-02, international conference on FPGA, pp\u00a012\u201320"},{"key":"151_CR8","unstructured":"Cadence Design Systems. http:\/\/www.cadence.com\/"},{"key":"151_CR9","unstructured":"Altera Design Software. http:\/\/www.altera.com\/"},{"key":"151_CR10","doi-asserted-by":"crossref","unstructured":"Abderazek BA, Arsenji M, Shigeta S, Yoshinaga T, Sowa M (2004) Queue processor for novel queue computing paradigm based on produced order scheme. In: Proceedings of HPC, IEEE CS, July 2004, pp\u00a0169\u2013177","DOI":"10.1109\/HPCASIA.2004.1324032"},{"key":"151_CR11","unstructured":"Arahata F, Nishii O, Uchiyama K, Nakagawa N (1997) Functional verification of the superscalar SH-4 microprocessor. In: Proceedings of the international conference Compcon97, Feb 1997, pp\u00a0115\u2013120"},{"key":"151_CR12","unstructured":"SuperH RISC engine SH-1\/Sh-2\/Sh-DSP programming manual. http:\/\/www.renesas.com"},{"issue":"12","key":"151_CR13","first-page":"1539","volume":"80","author":"H Maejima","year":"1997","unstructured":"Maejima H, Kinaga M, Uchiyama K (1997) Design and architecture for low power\/high speed RISC microprocesor: SuperH. IEICE Trans Electron E 80(12):1539\u20131549","journal-title":"IEICE Trans Electron E"},{"issue":"12","key":"151_CR14","first-page":"1546","volume":"80","author":"H Takahashi","year":"1997","unstructured":"Takahashi H, Abiko S, Mizushima S (1997) A 100 MIPS high speed and low power digital signal processor. IEICE Trans Electron E 80(12):1546\u20131552","journal-title":"IEICE Trans Electron E"},{"key":"151_CR15","doi-asserted-by":"crossref","unstructured":"Lysecky R, Vahid F (2005) A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware\/software partitioning. In: Proceedings of design automation and test in Europe (DATE\u201905), vol.\u00a01, Munich, Germany, March 2005, pp\u00a018\u201323","DOI":"10.1109\/DATE.2005.38"},{"key":"151_CR16","unstructured":"Abderazek BA (2002) Dynamic instructions issue algorithm and a queue execution model toward the design of hybrid processor architecture. PhD thesis, Graduate School of Information Systems, the University of Electro-Communications, March 2002"},{"key":"151_CR17","unstructured":"Koopman JP. Stack computer. Ellis Horwood Limited"},{"issue":"1","key":"151_CR18","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/BF00930666","volume":"13","author":"M Sheliga","year":"1996","unstructured":"Sheliga M, Sha EH (1996) Hardware\/software co-design with the HMS framework. J VLSI Signal Process Syst 13(1):37\u201356","journal-title":"J VLSI Signal Process Syst"},{"issue":"12","key":"151_CR19","first-page":"3089","volume":"86-A","author":"K Kim","year":"2003","unstructured":"Kim K, Kim HY, Kim TG (2003) Top-down retargetable framework with token-level design for accelerating simulation time of processor architecture. IEICE Trans Fundam Electron Commun Comput Sci E 86-A(12):3089\u20133098","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci E"},{"issue":"12","key":"151_CR20","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/5.476078","volume":"83","author":"JE Smith","year":"1995","unstructured":"Smith JE, Sohi G (1995) The microarchitecture of superscalar processors. Proc IEEE 83(12):1609\u20131624","journal-title":"Proc IEEE"},{"issue":"10","key":"151_CR21","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/2.722273","volume":"31","author":"H McGhan","year":"1998","unstructured":"McGhan H, O\u2019Connor M (1998) PicoJava: a direct execution engine for Java bytecode. Comput Trans 31(10):22\u201330","journal-title":"Comput Trans"},{"key":"151_CR22","unstructured":"Advanced RISC Machines Ltd (1994) ARM7DMI Data Sheet"},{"key":"151_CR23","unstructured":"Advanced RISC Machines Ltd (2001) ARM Architecture Reference Manual. 02 September 2001"},{"key":"151_CR24","unstructured":"Gaisler Research Laboratory (2004) LEON2 XST User\u2019s Manual 1.0.22 edition, May 2004"},{"key":"151_CR25","doi-asserted-by":"crossref","unstructured":"Preiss BR, Hamacher VC (1985) Data flow on queue machine. In: ISCA 1985, 12th international symposium on computer architecture, Boston, August 1985, pp 342\u2013351","DOI":"10.1145\/327070.327367"},{"key":"151_CR26","unstructured":"Advancel Logic Corporation. Tiny2J microprocessor core for Javacard applications. http:\/\/www.advancel.com"},{"key":"151_CR27","unstructured":"http:\/\/ultratechnology.com\/"},{"key":"151_CR28","doi-asserted-by":"crossref","unstructured":"Gowan M, Biro L, Jackson D (1998) Power considerations in the design of the alpha 21264 microprocessor. In: CAD1998, the 35th design automation conference, June 1998, pp 726\u2013731","DOI":"10.1145\/277044.277226"},{"key":"151_CR29","doi-asserted-by":"crossref","unstructured":"Tiwari V et al (1998) Reducing power in high-performance microprocessors. In: CAD 1998, 35th design automation conference, San Francisco, June 1998, pp 732\u2013737","DOI":"10.1145\/277044.277227"},{"key":"151_CR30","unstructured":"Fernandes M, Llosa J, Topham N (1997) Using queues for register file organization in VLIW. Technical Report ECS-CSG-29-97, University of Edinburgh, Department of Computer Science"},{"issue":"4","key":"151_CR31","doi-asserted-by":"crossref","first-page":"1510","DOI":"10.1137\/S0097539795280287","volume":"23","author":"LS Heath","year":"1996","unstructured":"Heath LS, Pemmaraju SV, Trenk AN (1996) Stack and queue layouts of directed acyclic graphs: part\u00a0I. SIAM J Comput 23(4):1510\u20131539","journal-title":"SIAM J Comput"},{"key":"151_CR32","doi-asserted-by":"crossref","unstructured":"Schmit H, Levine B, Ylvisaker B (2002) Queue machines: hardware compilation in hardware. In: FCCM\u201902, 10th annual IEEE symposium on field-programmable custom computing machines, pp\u00a0152\u2013161","DOI":"10.1109\/FPGA.2002.1106670"},{"key":"151_CR33","unstructured":"Canedo A, Abderazek BA, Sowa M (2006) Code generation algorithms for consumed and produced order queue machines. Master thesis, Graduate School of Information Systems, University of Electro-Communications, September 2006"},{"key":"151_CR34","unstructured":"Merrill J (2003) GENERIC and GIMPLE: a new tree representation for entire functions. In: Proceedings of GCC Developers Summit, pp 171\u2013180"},{"key":"151_CR35","unstructured":"VijayKrishnan N (1998) Issues in the design of JAVA processor architecture. PhD thesis, University of South Florida, Tampa, FL-33620, December 1998"},{"key":"151_CR36","unstructured":"Mattson D, Christensson M (2004) Evaluation of synthesizable CPU cores. Master\u2019s thesis, Department of Computer Engineering, Chalmers University of Technology"},{"key":"151_CR37","unstructured":"2006 EDN DSP directory. http:\/\/www.edn.com\/dspdirectory"},{"key":"151_CR38","unstructured":"CPU86 8088\/8086 FPGA IP Core. http:\/\/www.ht-lab.com\/"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0151-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-007-0151-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-007-0151-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:23:56Z","timestamp":1559384636000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-007-0151-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,26]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,5]]}},"alternative-id":["151"],"URL":"https:\/\/doi.org\/10.1007\/s11227-007-0151-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9,26]]}}}