{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,2]],"date-time":"2023-05-02T23:30:09Z","timestamp":1683070209266},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,2,1]],"date-time":"2008-02-01T00:00:00Z","timestamp":1201824000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1007\/s11227-008-0174-4","type":"journal-article","created":{"date-parts":[[2008,1,31]],"date-time":"2008-01-31T16:18:42Z","timestamp":1201796322000},"page":"313-340","source":"Crossref","is-referenced-by-count":16,"title":["An architecture framework for an adaptive extensible processor"],"prefix":"10.1007","volume":"45","author":[{"given":"Hamid","family":"Noori","sequence":"first","affiliation":[]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Morteza","family":"Saheb\u00a0Zamani","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,2,1]]},"reference":[{"key":"174_CR1","unstructured":"Altman E, Ebcioglu K (200) DAISY dynamic binary translation software. In: Software manual for DAISY open source release"},{"key":"174_CR2","unstructured":"Altman E, Gschwind M (2004) BOA: a second generation DAISY architecture. In: 31st international symposium on computer architecture"},{"key":"174_CR3","doi-asserted-by":"crossref","unstructured":"Arnold M, Corporaal H (2001) Designing domain specific processors. In: Proceedings of the 9th international workshop on hardware\/software codesign, Copenhagen, April 2001, pp 61\u201366","DOI":"10.1145\/371636.371677"},{"key":"174_CR4","doi-asserted-by":"crossref","unstructured":"Atasu K, Pozzi L, Ienne P (2003) Automatic application-specific instruction-set extension under microarchitectural constraints. In: 40th design automation conference","DOI":"10.1145\/775832.775897"},{"key":"174_CR5","unstructured":"Black B, Shen JP (2000) Turboscalar: a high frequency high IPC microarchitecture. 27th international symposium on computer architecture"},{"key":"174_CR6","unstructured":"Bobda C (2003) Synthesis of dataflow graphs for reconfigurable systems using temporal partitioning and temporal placement. Ph.D. thesis, Faculty of Computer Science, Electrical Engineering and Mathematics, University of Paderborn"},{"key":"174_CR7","unstructured":"Carrillo JE, Chow P (2002) The effect of reconfigurable units in superscalar processors. In: ACM\/SIGDA symposium on field programmable gate arrays, pp 141\u2013150"},{"key":"174_CR8","doi-asserted-by":"crossref","unstructured":"Clark N, Zhong H, Mahlke S (2003) Processor acceleration through automated instruction set customization. In: The 36th annual IEEE\/ACM international symposium on microarchitecture","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"174_CR9","doi-asserted-by":"crossref","unstructured":"Clark N, Kudlur M, Park H, Mahlke S, Flautner K (2004) Application-specific processing on a general-purpose core via transparent instruction set customization. In: The 37th annual IEEE\/ACM international symposium on microarchitecture","DOI":"10.1109\/MICRO.2004.5"},{"key":"174_CR10","doi-asserted-by":"crossref","unstructured":"Clark N, Blome J, Chu M, Mahlke S, Biles S, Flautner K (2005) An architecture framework for transparent instruction set customization in embedded processors. In: International symposium on computer architecture","DOI":"10.1109\/ISCA.2005.9"},{"key":"174_CR11","doi-asserted-by":"crossref","unstructured":"Cong J, Fan Y, Han G, Zhang Z (2004) Application-specific instruction generation for configurable processor architectures. In: ACM\/SIGDA symposium on field programmable gate arrays","DOI":"10.1145\/968280.968307"},{"key":"174_CR12","doi-asserted-by":"crossref","unstructured":"Goodwin D, Petkov D (2003) Automatic generation of application specific processors. In: International conference on compilers, architecture, and synthesis for embedded systems","DOI":"10.1145\/951710.951730"},{"key":"174_CR13","doi-asserted-by":"crossref","unstructured":"Hauck S, Fry T, Hosler M, Kao J (1997) The Chimaera reconfigurable functional unit. In: IEEE symposium FPGAs for custom computing machines, April 1997, pp 87\u201396","DOI":"10.1109\/FPGA.1997.624608"},{"key":"174_CR14","doi-asserted-by":"crossref","unstructured":"Hauser JR, Wawrzynek J (1997) GARP: A MIPS processor with a reconfigurable processor. In: IEEE symposium on FPGAs for custom computing machines, April 1997","DOI":"10.1109\/FPGA.1997.624600"},{"key":"174_CR15","doi-asserted-by":"crossref","unstructured":"Kastner R, Kaplan A, Memik S, Bozorgzadeh E (2002) Instruction generation for hybrid reconfigurable systems. In: ACM transactions on design automation of embedded systems (TODAES), October 2002","DOI":"10.1145\/605440.605446"},{"key":"174_CR16","unstructured":"Klaiber A (2000) The technology behind Crusoe processors. Transmeta Technical Report"},{"key":"174_CR17","doi-asserted-by":"crossref","unstructured":"Lee MH, Singh H, Lu G, Bagherzadeh N, Kurdahi FJ (2000) Design and implementation of the MorphoSys reconfigurable computing processor. J VLSI Signal Process Syst Signal Image Video Technol","DOI":"10.1023\/A:1008189221436"},{"key":"174_CR18","doi-asserted-by":"crossref","first-page":"1876","DOI":"10.1109\/JSSC.2003.818292","volume":"38","author":"A Lodi","year":"2003","unstructured":"Lodi A, Toma M, Campi F, Cappelli A, Canegallo R, Guerrieri R (2003) A VLIW processor with reconfigurable instruction set for embedded applications. IEEE J Solid-State Circuits 38:1876\u20131886","journal-title":"IEEE J Solid-State Circuits"},{"key":"174_CR19","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1016\/j.micpro.2005.03.002","volume":"30","author":"F Mehdipour","year":"2006","unstructured":"Mehdipour F, Saheb Zamani M, Sedighi M (2006) An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems. Microprocess Microsyst 30:52\u201362","journal-title":"Microprocess Microsyst"},{"key":"174_CR20","doi-asserted-by":"crossref","unstructured":"Mehdipour F, Noori H, Saheb Zamani M, Murakami K, Inoue K, Sedighi M (2006) Custom instruction generation using temporal partitioning techniques for a reconfigurable functional unit. In: IFIP international conference on embedded and ubiquitous computing (EUC\u201906)","DOI":"10.1007\/11802167_73"},{"key":"174_CR21","doi-asserted-by":"crossref","unstructured":"Mehdipour F, Noori H, Saheb Zamani M, Murakami K, Sedighi M, Inoue K (2006) An integrated temporal partitioning and mapping framework for handling custom instructions on a reconfigurable functional unit. In: 11th Asia-Pacific computer systems architecture conference (ACSAC 2006)","DOI":"10.1007\/11859802_18"},{"key":"174_CR22","unstructured":"Mei B, Vernalde S, Verkest D, Lauwereinsg R (2004) Design methodology for a tightly coupled vliw\/reconfigurable matrix architecture: a case study. In: Proc. design, automation and test in Europe"},{"key":"174_CR23","doi-asserted-by":"crossref","unstructured":"Miyamori T, Olukotun K (1998) A quantitative analysis of reconfigurable coprocessors for multimedia applications. In: Symposium on FPGAs for custom computing machines","DOI":"10.1109\/FPGA.1998.707876"},{"key":"174_CR24","volume-title":"Synthesis and optimization of digital circuits","author":"GD Micheli","year":"1994","unstructured":"Micheli GD (1994) Synthesis and optimization of digital circuits. McGraw\u2013Hill, New York"},{"key":"174_CR25","unstructured":"Noori H, Murakami K, Inoue K (2006) A general overview of an adaptive dynamic extensible processor. In: Proc. workshop on introspective architecture"},{"key":"174_CR26","doi-asserted-by":"crossref","unstructured":"Noori H, Mehdipour F, Murakami K, Inoue K, Saheb Zamani M (2006) A reconfigurable functional unit for an adaptive dynamic extensible processor. In: 16th IEEE international conference on field programmable logic and applications (FPL 2006), pp 781\u2013784","DOI":"10.1109\/FPL.2006.311313"},{"key":"174_CR27","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/12.931895","volume":"50","author":"S Patel","year":"2000","unstructured":"Patel S, Lumetta S (2000) rePLay: a hardware framework for dynamic optimization. IEEE Trans Comput 50:590\u2013608","journal-title":"IEEE Trans Comput"},{"key":"174_CR28","unstructured":"Peymandoust A et al (2003) Automatic instruction set extension and utilization for embedded processors, application-specific systems, architectures, and processors"},{"key":"174_CR29","unstructured":"Razdan R, Smith M (1994) A high-performance microarchitecture with hardware-programmable functional units. In: The 27th annual IEEE\/ACM international symposium on microarchitecture, pp 172\u2013180"},{"key":"174_CR30","doi-asserted-by":"crossref","unstructured":"Rosner R, Almog Y, Moffie M, Schwartz N, Mendelson A (2004) Power awareness through selective dynamically optimized traces. In: 31st international symposium on computer architecture","DOI":"10.1145\/1028176.1006715"},{"key":"174_CR31","unstructured":"Sassone PG, Scott Wills D (2004) Dynamic strand: collapsing speculative dependence chains for reducing pipeline communication. In: The 37th annual IEEE\/ACM international symposium on microarchitecture"},{"key":"174_CR32","doi-asserted-by":"crossref","unstructured":"Sun F et al (2002) Synthesis of custom processors based on extensible platforms. In: International conference on computer aided design","DOI":"10.1145\/774572.774667"},{"key":"174_CR33","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S Vassiliadis","year":"2004","unstructured":"Vassiliadis S, Wong S, Gaydadjiev G, Bertels K, Kuzmanov G, Panainte EM (2004) The MOLEN polymorphic processor. IEEE Trans Comput 53:1363\u20131375","journal-title":"IEEE Trans Comput"},{"key":"174_CR34","doi-asserted-by":"crossref","unstructured":"Yu P, Mitra T (2004) Scalable custom instructions identification for instruction-set extensible processors. In: International conference on compilers, architecture, and synthesis for embedded systems","DOI":"10.1145\/1023833.1023844"},{"key":"174_CR35","doi-asserted-by":"crossref","unstructured":"Yu P, Mitra T (2004) Characterizing embedded applications for instruction-set extensible processors. In: Design automation conference","DOI":"10.1145\/996566.996764"},{"key":"174_CR36","unstructured":"3DSP Corp. http:\/\/www.3dsp.com"},{"key":"174_CR37","unstructured":"Altera Corp. http:\/\/www.altera.com"},{"key":"174_CR38","unstructured":"ARC International http:\/\/www.arc.com"},{"key":"174_CR39","unstructured":"CoWare Inc. http:\/\/www.coware.com"},{"key":"174_CR40","unstructured":"Improv Systems Inc. http:\/\/www.improvsys.com"},{"key":"174_CR41","unstructured":"Mibench www.eecs.umich.edu\/mibench"},{"key":"174_CR42","unstructured":"Simplescalar www.simplescalar.com"},{"key":"174_CR43","unstructured":"Stretch Inc. http:\/\/www.stretchinc.com"},{"key":"174_CR44","unstructured":"Tensilica Inc. http:\/\/www.tensilica.com"},{"key":"174_CR45","unstructured":"Warp Processors http:\/\/www.cs.ucr.edu\/~vahid\/warp\/"},{"key":"174_CR46","unstructured":"Xilinx Inc. http:\/\/www.xilinx.com"},{"key":"174_CR47","unstructured":"Synopsys Inc. http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html"},{"key":"174_CR48","unstructured":"Tarjan D, Thoziyoor Sh, Jouppi NP (2006) Cacti 4.0, HP laboratories. Technical Report"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0174-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-008-0174-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0174-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:23:56Z","timestamp":1559384636000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-008-0174-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2,1]]},"references-count":48,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,9]]}},"alternative-id":["174"],"URL":"https:\/\/doi.org\/10.1007\/s11227-008-0174-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,2,1]]}}}