{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:37:31Z","timestamp":1742391451968},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,2,13]],"date-time":"2008-02-13T00:00:00Z","timestamp":1202860800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1007\/s11227-008-0178-0","type":"journal-article","created":{"date-parts":[[2008,2,12]],"date-time":"2008-02-12T08:21:55Z","timestamp":1202804515000},"page":"341-364","source":"Crossref","is-referenced-by-count":15,"title":["An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures"],"prefix":"10.1007","volume":"45","author":[{"given":"Antonio","family":"Flores","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan L.","family":"Arag\u00f3n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,2,13]]},"reference":[{"issue":"2","key":"178_CR1","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D (2002) SimpleScalar: an infrastructure for computer system modeling. Computer 35(2):59\u201367","journal-title":"Computer"},{"key":"178_CR2","doi-asserted-by":"crossref","unstructured":"Balasubramonian R, Muralimanohar N, Ramani K, Venkatachalapathy V (2005) Microarchitectural wire management for performance and power in partitioned architectures. In: Proc of the 11th int\u2019l symp on high-performance computer architecture (HPCA-11), pp\u00a028\u201339","DOI":"10.1109\/HPCA.2005.21"},{"issue":"11","key":"178_CR3","doi-asserted-by":"crossref","first-page":"2001","DOI":"10.1109\/TED.2002.804706","volume":"49","author":"K Banerjee","year":"2002","unstructured":"Banerjee K, Mehrotra A (2002) A\u00a0power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans Electron Devices 49(11):2001\u20132007","journal-title":"IEEE Trans Electron Devices"},{"issue":"4","key":"178_CR4","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"NL Binkert","year":"2006","unstructured":"Binkert NL, Dreslinski RG, Hsu LR, Lim KT, Saidi AG, Reinhardt SK (2006) The M5 simulator: modeling networked systems. IEEE Micro 26(4):52\u201360","journal-title":"IEEE Micro"},{"key":"178_CR5","doi-asserted-by":"crossref","unstructured":"Brooks D, Tiwari V, Martonosi M (2000) Wattch: a\u00a0framework for architectural-level power analysis and optimizations. In: Proc of the 27th int\u2019l symp on computer architecture (ISCA-27), pp\u00a083\u201394","DOI":"10.1145\/339647.339657"},{"key":"178_CR6","unstructured":"Chen J, Dubois M, Stenstr\u00f6m P (2003) Integrating complete-system and user-level performance\/power simulators: the SimWattch approach. In: Proc of the 2003 IEEE int\u2019l symp on performance analysis of systems and software"},{"key":"178_CR7","doi-asserted-by":"crossref","unstructured":"Cheng L, Muralimanohar N, Ramani K, Balasubramonian R, Carter J (2006) Interconnect-aware coherence protocols for chip multiprocessors. In: Proc of the 33rd int\u2019l symp on computer architecture (ISCA-33), pp\u00a0339\u2013351","DOI":"10.1145\/1150019.1136515"},{"key":"178_CR8","unstructured":"Fernandez-Pascual R, Garcia JM (2005) RSIM x86: a\u00a0cost effective performance simulator. In: Proc of the 19th European conf on modelling and simulation"},{"key":"178_CR9","doi-asserted-by":"crossref","unstructured":"Flores A, Arag\u00f3n JL, Acacio ME (2007) Sim-PowerCMP: a\u00a0detailed simulator for energy consumption analysis in future embedded CMP architectures. In: Proc of the 4th int\u2019l symp on embedded computing (SEC-4)","DOI":"10.1109\/AINAW.2007.334"},{"issue":"2","key":"178_CR10","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/2.982915","volume":"35","author":"CJ Hughes","year":"2002","unstructured":"Hughes CJ, Pai VS, Ranganathan P, Adve SV (2002) RSIM: simulating shared-memory multiprocessors with ILP processors. IEEE Comput 35(2):40\u201349","journal-title":"IEEE Comput"},{"issue":"4\/5","key":"178_CR11","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"JA Kahle","year":"2005","unstructured":"Kahle JA, Day MN, Hofstee HP, Johns CR, Maeurer TR, Shippy D (2005) Introduction to the cell multiprocessor. IBM J Res Dev 49(4\/5):589\u2013604","journal-title":"IBM J Res Dev"},{"key":"178_CR12","doi-asserted-by":"crossref","unstructured":"Kim C, Burger D, Keckler SW (2002) An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: Proc of the 10th int\u2019l conf on architectural support for programming languages and operating systems (ASPLOS-10), pp\u00a0211\u2013222","DOI":"10.1145\/605397.605420"},{"key":"178_CR13","doi-asserted-by":"crossref","unstructured":"Kumar R, Zyuban V, Tullsen DM (2005) Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling. In: Proc of the 32nd int\u2019l symp on computer architecture (ISCA-32), pp\u00a0408\u2013419","DOI":"10.1145\/1080695.1070004"},{"key":"178_CR14","unstructured":"Liu C, Sivasubramaniam A, Kandemir M (2004) Organizing the last line of defense before hitting the memory wall for CMPs. In: 10th int\u2019l symp on high performance computer architecture (HPCA-10), pp\u00a0176\u2013185"},{"key":"178_CR15","doi-asserted-by":"crossref","unstructured":"Magen N, Kolodny A, Weiser U, Shamir N (2004) Interconnect-power dissipation in a microprocessor. In: Proc of the 2004 int\u2019l workshop on system level interconnect prediction (SLIP\u201904), pp\u00a07\u201313","DOI":"10.1145\/966747.966750"},{"issue":"4","key":"178_CR16","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MMK Martin","year":"2005","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput Archit News 33(4):92\u201399","journal-title":"SIGARCH Comput Archit News"},{"key":"178_CR17","doi-asserted-by":"crossref","unstructured":"Monchiero M, Canal R, Gonzalez A (2006) Design space exploration for multicore architectures: a\u00a0power\/performance\/thermal view. In: ICS \u201906: proc of the 20th int\u2019l conf on supercomputing, pp\u00a0177\u2013186","DOI":"10.1145\/1183401.1183428"},{"key":"178_CR18","unstructured":"Renau J SESC Website http:\/\/sourceforge.net\/projects\/sesc"},{"key":"178_CR19","doi-asserted-by":"crossref","unstructured":"Shang L, Peh L, Jha N (2003) Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc of the 9th int\u2019l symp on high-performance computer architecture (HPCA-9), pp\u00a091\u2013102","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"178_CR20","unstructured":"Shivakumar P, Jouppi NP (2001) Cacti 3.0: an integrated cache timing, power and area model. Technical report, Western Research Lab (WRL)"},{"issue":"1","key":"178_CR21","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","volume":"20","author":"J Singh","year":"1992","unstructured":"Singh J, Weber W-D, Gupta A (1992) SPLASH: Stanford parallel applications for shared-memory. Comput Archit News 20(1):5\u201344","journal-title":"Comput Archit News"},{"issue":"3","key":"178_CR22","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/12.48865","volume":"39","author":"GS Sohi","year":"1990","unstructured":"Sohi GS (1990) Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Trans Comput 39(3):349\u2013359","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"178_CR23","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor MB, Kim J, Miller J, Wentzlaff D, Ghodrat F, Greenwald B, Hoffman H, Johnson P, Lee J-W, Lee W, Ma A, Saraf A, Seneski M, Shnidman N, Strumpen V, Frank M, Amarasinghe S, Agarwal A (2002) The Raw microprocessor: a\u00a0computational fabric for software circuits and general-purpose programs. IEEE Micro 22(2):25\u201335","journal-title":"IEEE Micro"},{"key":"178_CR24","doi-asserted-by":"crossref","unstructured":"Wang H, Peh L-S, Malik S (2003) Power-driven design of router microarchitectures in on-chip networks. In: Proc of the 36th int\u2019l symp on microarchitecture (MICRO-36), pp\u00a0105\u2013111","DOI":"10.1109\/MICRO.2003.1253187"},{"issue":"1","key":"178_CR25","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MM.2003.1179895","volume":"23","author":"H-S Wang","year":"2003","unstructured":"Wang H-S, Peh L-S, Malik S (2003) A\u00a0power model for routers: modeling alpha 21364 and Infiniband routers. IEEE Micro 23(1):26\u201335","journal-title":"IEEE Micro"},{"key":"178_CR26","unstructured":"Wang H-S, Zhu X, Peh L-S, Malik S (2002) Orion: a\u00a0power-performance simulator for interconnection networks. In: Proc of the 35th int\u2019l symp on microarchitecture (MICRO-35), pp\u00a0294\u2013305"},{"key":"178_CR27","doi-asserted-by":"crossref","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. In: Proc of the 22nd int\u2019l symp on computer architecture (ISCA-22), pp\u00a024\u201336","DOI":"10.1145\/225830.223990"},{"key":"178_CR28","doi-asserted-by":"crossref","unstructured":"Zhang M, Asanovic K (2005) Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors. In: Proc of the 32nd int\u2019l symp on computer architecture (ISCA-32), pp\u00a0336\u2013345","DOI":"10.1145\/1080695.1069998"},{"key":"178_CR29","unstructured":"Zhang Y, Parikh D, Sankaranarayanan K, Skadron K, Stan M (2003) HotLeakage: a\u00a0temperature-aware model of subthreshold and gate leakage for architects. Technical report, University of Virginia"},{"key":"178_CR30","unstructured":"Zhao L, Iyer R, Makineni S, Moses J, Illikkal R, Newell D (2007) Performance, area and bandwidth implications on large-scale CMP cache design. In: Proc of the 1st workshop on chip multiprocessor memory systems and interconnects (CMP-MSI\u201907). In conjunction with HPCA-13"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0178-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-008-0178-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0178-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T06:23:56Z","timestamp":1559370236000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-008-0178-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2,13]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,9]]}},"alternative-id":["178"],"URL":"https:\/\/doi.org\/10.1007\/s11227-008-0178-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,2,13]]}}}