{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T17:18:45Z","timestamp":1649006325409},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,5,16]],"date-time":"2008-05-16T00:00:00Z","timestamp":1210896000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1007\/s11227-008-0208-y","type":"journal-article","created":{"date-parts":[[2008,5,15]],"date-time":"2008-05-15T12:28:20Z","timestamp":1210854500000},"page":"115-151","source":"Crossref","is-referenced-by-count":2,"title":["Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays"],"prefix":"10.1007","volume":"48","author":[{"given":"Grigorios","family":"Dimitroulakos","sequence":"first","affiliation":[]},{"given":"Nikos","family":"Kostaras","sequence":"additional","affiliation":[]},{"given":"Michalis D.","family":"Galanis","sequence":"additional","affiliation":[]},{"given":"Costas E.","family":"Goutis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,5,16]]},"reference":[{"key":"208_CR1","doi-asserted-by":"crossref","unstructured":"Hartenstein R (2001) A decade of reconfigurable computing: A visionary retrospective. In: Proc of ACM\/IEEE DATE\u201901, pp 642\u2013649","DOI":"10.1109\/DATE.2001.915091"},{"key":"208_CR2","unstructured":"Pact Corporation (2005) The XPP white Paper. Technical report, www.pactcorp.com"},{"key":"208_CR3","doi-asserted-by":"crossref","unstructured":"Mei B, Vernalde S, Verkest D, De Man H, Lauwereins R (2003) ADRES: an architecture with tightly coupled vliw processor and coarse grained reconfigurable matrix. In: Proc of FPL\u201903, pp 61\u201370","DOI":"10.1007\/978-3-540-45234-8_7"},{"issue":"5","key":"208_CR4","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh H, Ming-Hau L, Guangming L et al. (2000) Morphosys: an integrated reconfigurable system for data-parallel and communication-intensive applications. IEEE Trans Comput 49(5):465\u2013481","journal-title":"IEEE Trans Comput"},{"key":"208_CR5","doi-asserted-by":"crossref","unstructured":"Miyamori T, Olukotun K (1998) A quantitative analysis of reconfigurable coprocessors for multimedia applications. In: IEEE symposium on FPGAs for custom computing machines, pp 2\u201311","DOI":"10.1109\/FPGA.1998.707876"},{"issue":"11","key":"208_CR6","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1109\/TC.2004.98","volume":"53","author":"C Ebeling","year":"2004","unstructured":"Ebeling C, Fisher C, Xing G, Shen M, Liu H (2004) Implementing an OFDM receiver on the RaPiD reconfigurable architecture. IEEE Trans Comput 53(11):1436\u20131448","journal-title":"IEEE Trans Comput"},{"issue":"9","key":"208_CR7","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/2.612254","volume":"30","author":"E Waingold","year":"1997","unstructured":"Waingold E, Taylor M, Sarkar V, Lee V et al. (1997) Baring it all to software: raw machines. IEEE Comput 30(9):86\u201393","journal-title":"IEEE Comput"},{"issue":"1","key":"208_CR8","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.2003.1173050","volume":"20","author":"J Lee","year":"2003","unstructured":"Lee J, Choi K, Dutt N (2003) Compilation approach for coarse-grained reconfigurable architectures. IEEE Des Test Comput 20(1):26\u201333","journal-title":"IEEE Des Test Comput"},{"key":"208_CR9","unstructured":"Kwok Z, Wilton SJE ( 2005) Register file architecture optimization in coarse grained reconfigurable architecture. In: Proc 13th annual IEEE symp. on field programmable custom computing machines, pp 1\u201310"},{"issue":"2","key":"208_CR10","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"PR Panda","year":"2001","unstructured":"Panda PR, Catthoor F, Dutt ND et al. (2001) Data and memory optimization techniques for embedded systems. ACM Trans Des Automat Electron Syst (TODAES) 6(2):149\u2013206","journal-title":"ACM Trans Des Automat Electron Syst (TODAES)"},{"key":"208_CR11","unstructured":"Hartenstein RW, Kress R (1995) A datapath synthesis system for the reconfigurable datapath architecture. In: Proc of ASP-DAC, Article No 77, Sep 1995"},{"key":"208_CR12","series-title":"LNCS","first-page":"864","volume-title":"Proc of FPL 02","author":"JMP Cardoso","year":"2002","unstructured":"Cardoso JMP, Weinhardt M (2002) XPP-VC: a\u00a0compiler with temporal partitioning for the PACT-XPP architecture. In: Proc of FPL 02. LNCS, vol 2438. Springer, Berlin, pp 864\u2013874"},{"key":"208_CR13","series-title":"LNCS","first-page":"41","volume-title":"SAMOS, Greece 2005","author":"R Ferreira","year":"2005","unstructured":"Ferreira R, Cardoso JMP, Toledo A, Neto HC (2005) Data driven regular reconfigurable arrays: design, space exploration and mapping. In: SAMOS, Greece 2005. LNCS, vol 3553. Springer, Berlin, pp 41\u201350"},{"key":"208_CR14","volume-title":"Optimizing compilers for modern architectures","author":"K Kennedy","year":"2002","unstructured":"Kennedy K, Allen R (2002) Optimizing compilers for modern architectures. Morgan Kauffman, San\u00a0Mateo"},{"issue":"5","key":"208_CR15","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/TPDS.2004.1278099","volume":"15","author":"J Zalamea","year":"2004","unstructured":"Zalamea J, Llosa J, Ayguade E, Valero M (2004) Register constrained modulo scheduling. IEEE Trans Parallel Distrib Syst 15(5):417\u2013430","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"208_CR16","doi-asserted-by":"crossref","unstructured":"Dimitroulakos G, Galanis MD, Goutis CE (2006) Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures. In: Proc int symp par and distr systems (IPDPS 06), April 25\u201329, 2006, p 10","DOI":"10.1109\/IPDPS.2006.1639349"},{"issue":"12","key":"208_CR17","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1109\/TVLSI.2007.909812","volume":"15","author":"MD Galanis","year":"2007","unstructured":"Galanis MD, Dimitroulakos G, Goutis CE (2007) Speedups and energy reductions from mapping DSP applications on an embedded reconfigurable system. IEEE Trans Very Large Scale Integr Syst 15(12):1362\u20131366","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"1","key":"208_CR18","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/s11227-006-6743-5","volume":"38","author":"MD Galanis","year":"2006","unstructured":"Galanis MD, Dimitroulakos G, Goutis CE (2006) Partitioning methodology for heterogeneous reconfigurable functional unit. J Supercomput 38(1):17\u201334","journal-title":"J Supercomput"},{"key":"208_CR19","doi-asserted-by":"crossref","unstructured":"Mahlke SA, Lin DC, Chen WY et al (1992) Effective compiler support for predicated execution using the hyperblock. In: Proc 25th microarchitecture, pp 45\u201354","DOI":"10.1109\/MICRO.1992.696999"},{"issue":"3","key":"208_CR20","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"VH Allan","year":"1995","unstructured":"Allan VH, Jones RB, Lee RM, Allan SJ (1995) Software pipelining. ACM Comput Surv 27(3):367\u2013432","journal-title":"ACM Comput Surv"},{"key":"208_CR21","doi-asserted-by":"crossref","unstructured":"Rau BR (1994) Iterative Modulo scheduling: an algorithm for software pipelining loops. In: Proc 27th ann int\u2019l symp microarchitecture, San Jose, CA, Dec 1994, pp 63\u201374","DOI":"10.1145\/192724.192731"},{"key":"208_CR22","doi-asserted-by":"crossref","unstructured":"Lam MS (1988) Software pipelining: an effective scheduling technique for VLIW machines. In: Proc of SIGPLAN\u201988, pp 318\u2013328","DOI":"10.1145\/53990.54022"},{"key":"208_CR23","doi-asserted-by":"crossref","unstructured":"Ruttenberg J, Gao GR, Stoutchinin A, Lichtenstein W (1996) Software pipelining showdown: optimal vs heuristic methods in a production compiler. In: Proc of PLDI 96, pp 1\u201311","DOI":"10.1145\/231379.231385"},{"key":"208_CR24","doi-asserted-by":"crossref","unstructured":"Hartenstein RW, Hoffman T, Nageldinger U (2000) Design\u2013space exploration of low power coarse grained reconfigurable datapath array architectures. In: Proc PATMOS 2000. LNCS, vol 1918, pp 118\u2013128","DOI":"10.1007\/3-540-45373-3_12"},{"key":"208_CR25","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5107-2","volume-title":"Memory issues in embedded systems-on-chip: optimizations and exploration","author":"PR Panda","year":"1999","unstructured":"Panda PR, Dutt N, Nicolau A (1999) Memory issues in embedded systems-on-chip: optimizations and exploration. Kluwer Academic, Dordrecht"},{"key":"208_CR26","doi-asserted-by":"crossref","unstructured":"Rau BR, Lee M, Tirumalai P, Schlansker MS Register allocation for software pipelined loops. In: Proc of ACM SIGPLAN","DOI":"10.1145\/143095.143141"},{"key":"208_CR27","doi-asserted-by":"crossref","unstructured":"Wuytack S, Diguet JP, Catthoor F, De Man H (1998) Formalized methodology for data reuse exploration for low-power hierarchical memory mappings. In: IEEE transactions on VLSI systems, vol\u00a06, no 4","DOI":"10.1109\/92.736124"},{"key":"208_CR28","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/2.546613","volume":"29","author":"MW Hall","year":"1996","unstructured":"Hall MW et al. (1996) Maximizing multiprocessor performance with the SUIF compiler. Computer 29:84\u201389","journal-title":"Computer"},{"key":"208_CR29","volume-title":"Introduction to algorithms","author":"TH Cormen","year":"2001","unstructured":"Cormen TH, Leiserson CE, Rivest RL, Stein C (2001) Introduction to algorithms, 2nd edn. MIT Press, Cambridge","edition":"2"},{"key":"208_CR30","doi-asserted-by":"crossref","unstructured":"Leupers R, Basu A, Marwedel P (1998) Optimized array index computation in {DSP} programs. In: ASP-DAC, pp 87\u201392","DOI":"10.1109\/ASPDAC.1998.669411"},{"key":"208_CR31","volume-title":"Synthesis and optimization of digital circuits","author":"G Micheli De","year":"1994","unstructured":"De Micheli G (1994) Synthesis and optimization of digital circuits. McGraw-Hill, New York"},{"key":"208_CR32","unstructured":"Texas Instruments Inc. (2005) www.ti.com"},{"key":"208_CR33","unstructured":"Synopsys (2008) http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0208-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-008-0208-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0208-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:23:57Z","timestamp":1559384637000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-008-0208-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,16]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,5]]}},"alternative-id":["208"],"URL":"https:\/\/doi.org\/10.1007\/s11227-008-0208-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,5,16]]}}}