{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T20:26:30Z","timestamp":1648844790301},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T00:00:00Z","timestamp":1217376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1007\/s11227-008-0224-y","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T19:41:37Z","timestamp":1217360497000},"page":"210-226","source":"Crossref","is-referenced-by-count":0,"title":["Profile-based dynamic pipeline scaling"],"prefix":"10.1007","volume":"48","author":[{"given":"Kuan-Wei","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzong-Yen","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong-Guey","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,7,30]]},"reference":[{"key":"224_CR1","doi-asserted-by":"crossref","unstructured":"Burd\u00a0T, Brodersen\u00a0R (2000) Design issues for dynamic voltage scaling. In: International symposium on low power electronics and design, 2000","DOI":"10.1145\/344166.344181"},{"key":"224_CR2","doi-asserted-by":"crossref","unstructured":"Efthymiou\u00a0A, Garside\u00a0JD (2002) Adaptive pipeline depth control for processor power-management. In: IEEE international conference on computer design: VLSI in computers and processors, 2002","DOI":"10.1109\/ICCD.2002.1106812"},{"key":"224_CR3","doi-asserted-by":"crossref","unstructured":"Ernst\u00a0D, Kim\u00a0NS, Das\u00a0S, Pant\u00a0S, Rao\u00a0R, Pham\u00a0T, Ziesler\u00a0C, Blaauw\u00a0D, Austin\u00a0T, Flautner\u00a0K, Mudge\u00a0T (2003) Razor: A low-power pipeline based on circuit-level timing speculation. In: The 36th international symposium on microarchitecture, 2003","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"224_CR4","doi-asserted-by":"crossref","unstructured":"Hartstein\u00a0A, Puzak\u00a0TR (2002) The optimum pipeline depth for a microprocessor. In: ACM\/IEEE international symposium on computer architecture, 2002","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"224_CR5","doi-asserted-by":"crossref","unstructured":"Hiraki\u00a0M, Bajwa\u00a0RS, Kojima\u00a0H, Corny\u00a0DJ, Nitta\u00a0K, Shridhar\u00a0A, Sasaki\u00a0K, Seki\u00a0K (1996) Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer. In: International symposium on low power electronics and design, 1996","DOI":"10.1109\/LPE.1996.547538"},{"key":"224_CR6","unstructured":"Hsu\u00a0C, Kremer\u00a0U (2003) The design, implementation, and evaluation of a compiler algorithm for CPU power reduction. In: The ACM SIGPLAN conference on programming languages design and implementation, 2003"},{"key":"224_CR7","doi-asserted-by":"crossref","unstructured":"Kessler\u00a0R, McLellan\u00a0E, Webb\u00a0D (1998) The alpha 21264 microprocessor architecture. In: Intl conf computer design, 1998, pp\u00a090\u201395","DOI":"10.1109\/ICCD.1998.727028"},{"key":"224_CR8","doi-asserted-by":"crossref","unstructured":"Koppanalil\u00a0J, Ramrakhyani\u00a0P, Desai\u00a0S, Vaidyanathan\u00a0A, Rotenberg\u00a0E (2002) A case for dynamic pipeline scaling. In: International conference on compilers, architecture, and synthesis for embedded systems, 2002","DOI":"10.1145\/581630.581632"},{"key":"224_CR9","doi-asserted-by":"crossref","unstructured":"Krishna\u00a0C, Lee\u00a0Y-H (2000) Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems. In: The 6th real time technology and applications symposium, 2000","DOI":"10.1109\/RTTAS.2000.852460"},{"issue":"7","key":"224_CR10","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/2.68","volume":"21","author":"DJ Lalja","year":"1988","unstructured":"Lalja\u00a0DJ (1988) Reducing the branch penalty in pipelined processors. Computer 21(7):47\u201355","journal-title":"Computer"},{"key":"224_CR11","doi-asserted-by":"crossref","unstructured":"Manne\u00a0S, Grunwald\u00a0D, Klauser\u00a0A (1998) Pipeline gating: speculation control for energy reduction. In: ACM\/IEEE international symposium on computer architecture, 1998","DOI":"10.1145\/279361.279377"},{"key":"224_CR12","doi-asserted-by":"crossref","unstructured":"Parikh\u00a0D, Skadron\u00a0K, Zhang\u00a0Y, Stan\u00a0M (2004) Power-aware branch prediction: characterization and design. IEEE Trans Comput","DOI":"10.1109\/TC.2004.1261827"},{"key":"224_CR13","doi-asserted-by":"crossref","unstructured":"Shimada\u00a0H, Ando\u00a0H, Shimada\u00a0T (2003) Pipeline stage unification: a low-energy consumption technique for future mobile processors. In: 2003 International symposium on low power electronics and design. ACM Press, 2003, pp\u00a0326\u2013329","DOI":"10.1145\/871506.871587"},{"key":"224_CR14","unstructured":"Shimada\u00a0H, Ando\u00a0H, Shimada\u00a0T (2006) A hybrid power reduction scheme using pipeline stage unification and dynamic voltage scaling. In: 9th IEEE symposium on low-power and high-speed chips (COOL Chips IX), 2006, pp\u00a0201\u2013214"},{"issue":"3","key":"224_CR15","first-page":"75","volume":"48","author":"H Shimada","year":"2007","unstructured":"Shimada\u00a0H, Ando\u00a0H, Shimada\u00a0T (2007) Power consumption reduction through combining pipeline stage unification and dvs. IPSJ Trans Adv Comput Syst 48(3):75\u201387","journal-title":"IPSJ Trans Adv Comput Syst"},{"key":"224_CR16","doi-asserted-by":"crossref","unstructured":"Srinivasan\u00a0V, Brooks\u00a0MGD, Bose\u00a0VZP, Strenski\u00a0P, Emma\u00a0PG (2002) Optimizing pipelines for power and performance. In: 35th anuual international symposium on microarchitecture, Istanbul, Turkey, Nov 2002, pp\u00a0333\u2013344","DOI":"10.1109\/MICRO.2002.1176261"},{"key":"224_CR17","unstructured":"SUIF. SUIF-Stanford University Intermediate Format. http:\/\/suif.stanford.edu"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0224-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-008-0224-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-008-0224-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:23:57Z","timestamp":1559384637000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-008-0224-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7,30]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,5]]}},"alternative-id":["224"],"URL":"https:\/\/doi.org\/10.1007\/s11227-008-0224-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,7,30]]}}}