{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T13:55:37Z","timestamp":1779198937071,"version":"3.51.4"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,3,5]],"date-time":"2010-03-05T00:00:00Z","timestamp":1267747200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1007\/s11227-010-0401-7","type":"journal-article","created":{"date-parts":[[2010,3,4]],"date-time":"2010-03-04T15:13:04Z","timestamp":1267715584000},"page":"244-252","source":"Crossref","is-referenced-by-count":9,"title":["Genetic Algorithm for Boolean minimization in\u00a0an\u00a0FPGA cluster"],"prefix":"10.1007","volume":"58","author":[{"given":"C\u00e9sar","family":"Pedraza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Castillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 I.","family":"Mart\u00ednez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pablo","family":"Huerta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose L.","family":"Bosque","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Cano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,3,5]]},"reference":[{"key":"401_CR1","doi-asserted-by":"crossref","unstructured":"Aguirre A, Coello C, Buckles B (1999) A genetic programming approach to logic function synthesis by means of multiplexers. In: Proc of the I NASA\/DoD workshop on evolvable hardware, 1999, pp\u00a046\u201353","DOI":"10.1109\/EH.1999.785434"},{"issue":"4","key":"401_CR2","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1023\/A:1011375326814","volume":"7","author":"E Cant\u00fa-Paz","year":"2001","unstructured":"Cant\u00fa-Paz E (2001) Migration policies, selection pressure, and parallel evolutionary algorithms. J\u00a0Heuristics 7(4):311\u2013334","journal-title":"J\u00a0Heuristics"},{"key":"401_CR3","first-page":"21","volume-title":"Lecture notes in computer science","author":"CAC Coello","year":"2000","unstructured":"Coello CAC, Zavala RL, Garc\u00eda BM (2000) Ant colony system for the design of combinational logic circuits. In: Lecture notes in computer science. Springer, Berlin, pp 21\u201330"},{"key":"401_CR4","doi-asserted-by":"crossref","unstructured":"Higuchi T, Niwa T, Tanaka T, Iba H, de Garis H (1993) Evolving hardware with genetic learning: a first step towards building a Darwin machine. In: Proc of the second int conf on from animals to animats, Jan 1993, pp\u00a0417\u2013424","DOI":"10.7551\/mitpress\/3116.003.0056"},{"key":"401_CR5","doi-asserted-by":"crossref","unstructured":"Kajitani I, Hoshino T, Iwata M, Higuchi T (1996) Variable length chromosome ga for evolvable hardware. Evol Comput (Jan):443\u2013447","DOI":"10.1109\/ICEC.1996.542405"},{"key":"401_CR6","unstructured":"Koza J, Bennett F, Andre D, Keane M (1999) Genetic programming iii: Darwinian invention and problem solving. Evol Comput (Jan):pp\u00a0451\u2013453"},{"key":"401_CR7","volume-title":"Genetic programming iv: Routine human-competitive machine intelligence","author":"JR Koza","year":"2005","unstructured":"Koza JR, Keane MA, Streeter MJ, Mydlowec W, Yu J (2005) Genetic programming iv: Routine human-competitive machine intelligence. Kluwer Academic, Dordrecht"},{"key":"401_CR8","unstructured":"Krohling R, Zhou Y, Tyrrell A (2002) Evolving FPGA-based robot controllers using an evolutionary algorithm. In Proc I int conf artificial immune systems, Jan 2002, pp\u00a041\u201346"},{"key":"401_CR9","doi-asserted-by":"crossref","unstructured":"Moreno JM, Thoma Y, Sanchez E (2005) Poetic: a prototyping platform for bio-inspired hardware. In: ICES, 2005, pp\u00a0177\u2013187","DOI":"10.1007\/11549703_17"},{"key":"401_CR10","unstructured":"Nicholson A (2000) Evolution and learning for digital circuit design. In: Proc genetic and evolutionary computation conf, 2000, pp\u00a0519\u2013524"},{"key":"401_CR11","doi-asserted-by":"crossref","unstructured":"Pedraza C, Castillo E, Castillo J, Camarero C, Bosque J, Mart\u00ednez J (2008) Cluster architecture based on low cost reconfigurable hardware. In: Proc 18 FPL conf, Jan 2008, pp\u00a0595\u2013598","DOI":"10.1109\/FPL.2008.4630017"},{"key":"401_CR12","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-32444-5_2","volume-title":"Representations for genetic and evolutionary algorithms","author":"F Rothlauf","year":"2006","unstructured":"Rothlauf F (2006) Representations for genetic and evolutionary algorithms. Springer, Berlin"},{"key":"401_CR13","unstructured":"Steiner N, Athanas P (2007) Autonomous computing systems: a proposed roadmap. In: ERSA, 2007, pp\u00a0220\u2013226"},{"key":"401_CR14","doi-asserted-by":"crossref","unstructured":"Upegui A, Sanchez E (2005) Evolving hardware by dynamically reconfiguring Xilinx FPGAs. In: ICES, 2005, pp\u00a056\u201365","DOI":"10.1007\/11549703_6"},{"key":"401_CR15","doi-asserted-by":"crossref","unstructured":"Upegui A, Sanchez E (2006) Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs. In: AHS, 2006, pp\u00a0153\u2013162","DOI":"10.1109\/AHS.2006.38"},{"key":"401_CR16","first-page":"230","volume-title":"Lecture notes in computer science","author":"Z Vas\u00edcek","year":"2008","unstructured":"Vas\u00edcek Z, Sekanina L (2008) Hardware accelerators for Cartesian genetic programming. In: Lecture notes in computer science. Springer, Berlin, pp 230\u2013241"},{"key":"401_CR17","doi-asserted-by":"crossref","unstructured":"Xu H, Ding Y, Hu Z (2009) Adaptive immune genetic algorithm for logic circuit design. In: Proc of the first ACM\/SIGEVO, 2009, pp\u00a0639\u2013644","DOI":"10.1145\/1543834.1543921"},{"key":"401_CR18","first-page":"1051","volume-title":"Lecture notes in computer science","author":"Q Yu","year":"2006","unstructured":"Yu Q, Chen C, Pan C (2006) Parallel genetic algorithms on programmable graphics hardware. In: Lecture notes in computer science. Springer, Berlin, pp 1051\u20131059"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-010-0401-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-010-0401-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-010-0401-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,24]],"date-time":"2024-03-24T17:08:41Z","timestamp":1711300121000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-010-0401-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,5]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,11]]}},"alternative-id":["401"],"URL":"https:\/\/doi.org\/10.1007\/s11227-010-0401-7","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3,5]]}}}