{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T07:32:13Z","timestamp":1672558333687},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T00:00:00Z","timestamp":1289347200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1007\/s11227-010-0505-0","type":"journal-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T07:14:34Z","timestamp":1289286874000},"page":"196-222","source":"Crossref","is-referenced-by-count":7,"title":["Improving performance and energy efficiency of\u00a0embedded processors via post-fabrication instruction set customization"],"prefix":"10.1007","volume":"60","author":[{"given":"Hamid","family":"Noori","sequence":"first","affiliation":[]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,11,10]]},"reference":[{"key":"505_CR1","first-page":"2","volume-title":"Euro-DAC","author":"A Alomary","year":"1993","unstructured":"Alomary A, Nakata T, Honma Y, Sato J, Hikichi N, Imai M (1993) PEAS-I: A hardware\/software co-design system for ASIPs. In: Euro-DAC, pp 2\u20137"},{"key":"505_CR2","first-page":"61","volume-title":"Proceedings of the 9th international workshop on hardware\/software codesign","author":"M Arnold","year":"2001","unstructured":"Arnold M, Corporaal H (2001) Designing domain specific processors. In: Proceedings of the 9th international workshop on hardware\/software codesign, pp 61\u201366"},{"key":"505_CR3","first-page":"256","volume-title":"Design automation conference","author":"K Atasu","year":"2003","unstructured":"Atasu K, Pozzi L, Ienne P (2003) Automatic application-specific instruction-set extension under microarchitectural constraints. In: Design automation conference, pp 256\u2013261"},{"key":"505_CR4","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1145\/774789.774820","volume-title":"10th international symposium on hardware\/software codesign","author":"M Baleani","year":"2002","unstructured":"Baleani M, Gennari F, Jiang Y, Patel Y, Brayton R, Sangiovanni-Vincentelli A (2002) HW\/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform. In: 10th international symposium on hardware\/software codesign, pp 151\u2013156"},{"key":"505_CR5","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1007\/978-3-540-45234-8_23","volume-title":"Field-programmable logic and applications","author":"F Barat","year":"2003","unstructured":"Barat F, Jayapala M, Vander AaT, Lauwereins R, Deconinck G, Corporaal H (2003) Low-power coarse-grained reconfigurable instruction set processor. In: Field-programmable logic and applications, pp 230\u2013239"},{"key":"505_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DATE.2006.244088","volume":"1","author":"P Biswas","year":"2006","unstructured":"Biswas P, Dutt N, Ienne P, Pozzi L (2006) Automatic identification of application-specific functional units with architecturally visible storage. Proc Des Autom Test Eur 1:1\u20136","journal-title":"Proc Des Autom Test Eur"},{"key":"505_CR7","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1145\/581630.581672","volume-title":"CASES","author":"P Brisk","year":"2002","unstructured":"Brisk P, Kaplan A, Kastner R, Sarrafzadeh M (2002) Instruction generation and regularity extraction for reconfigurable processors. In: CASES, pp 262\u2013269"},{"key":"505_CR8","first-page":"141","volume-title":"ACM\/SIGDA on field programmable gate arrays","author":"JE Carrillo","year":"2001","unstructured":"Carrillo JE, Chow P (2001) The effect of reconfigurable units in superscalar processors. In: ACM\/SIGDA on field programmable gate arrays, pp 141\u2013150"},{"key":"505_CR9","first-page":"129","volume-title":"The 36th international symposium on microarchitecture","author":"N Clark","year":"2003","unstructured":"Clark N, Zhong H, Mahlke S (2003) Processor acceleration through automated instruction set customization. In: The 36th international symposium on microarchitecture, pp 129\u2013140"},{"key":"505_CR10","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MICRO.2004.5","volume-title":"The 37th international symposium on microarchitecture","author":"N Clark","year":"2004","unstructured":"Clark N, Kudlur M, Park H, Mahlke S, Flautner K (2004) Application-specific processing on a general-purpose core via transparent instruction set customization. In: The 37th international symposium on microarchitecture, pp 30\u201340"},{"key":"505_CR11","first-page":"272","volume-title":"International symposium on computer architecture","author":"N Clark","year":"2005","unstructured":"Clark N, Blome J, Chu M, Mahlke S, Biles S, Flautner K (2005) An architecture framework for transparent instruction set customization in embedded processors. In: International symposium on computer architecture, pp 272\u2013283"},{"key":"505_CR12","doi-asserted-by":"crossref","unstructured":"Dougherty WE, Pursley DJ, Thomas DE (1999) Subsetting behavioral intellectual property for low power ASIP design. J VLSI Signal Process 209\u2013218","DOI":"10.1023\/A:1008010602067"},{"key":"505_CR13","volume-title":"Keynote address, design automation and test in Europe (DATE)","author":"T Furuyama","year":"2007","unstructured":"Furuyama T (2007) Challenges of digital consumer and mobile SoC\u2019s: more Moore possible. In: Keynote address, design automation and test in Europe (DATE)."},{"key":"505_CR14","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1145\/951710.951730","volume-title":"International conference on compilers, architecture, and synthesis for embedded systems","author":"D Goodwin","year":"2003","unstructured":"Goodwin D, Petkov D (2003) Automatic generation of application specific processors. In: International conference on compilers, architecture, and synthesis for embedded systems, pp 137\u2013147"},{"key":"505_CR15","first-page":"87","volume-title":"Proc IEEE symposium FPGAS for custom computing machines","author":"S Hauck","year":"1997","unstructured":"Hauck S, Fry T, Hosler M, Kao J (1997) The Chimaera reconfigurable functional unit. In: Proc IEEE symposium FPGAS for custom computing machines, pp 87\u201396"},{"key":"505_CR16","doi-asserted-by":"crossref","unstructured":"Kastner R, Kaplan A, Ogrenci Memic S, Bozorgzadeh E (2002) Instruction generation for hybrid reconfigurable systems. ACM Trans Des Automat Embedd Syst 604\u2013627","DOI":"10.1145\/605440.605446"},{"issue":"4","key":"505_CR17","first-page":"537","volume":"21","author":"SU Khan","year":"2009","unstructured":"Khan SU, Ahmad I (2009) A cooperative game theoretical technique for joint optimization of energy consumption and response time in computational grids. IEEE Trans Parallel Distrib Syst 21(4):537\u2013553","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"11","key":"505_CR18","doi-asserted-by":"crossref","first-page":"1876","DOI":"10.1109\/JSSC.2003.818292","volume":"38","author":"A Lodi","year":"2003","unstructured":"Lodi A, Toma M, Campi F, Cappelli A, Guerrieri R (2003) A VLIW processor with reconfigurable instruction set for embedded applications. IEEE J Solid-State Circuits 38(11):1876\u20131886","journal-title":"IEEE J Solid-State Circuits"},{"key":"505_CR19","first-page":"18","volume-title":"DATE","author":"R Lysecky","year":"2005","unstructured":"Lysecky R, Vahid F (2005) A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware\/software partitioning. In: DATE, pp 18\u201323"},{"key":"505_CR20","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/11859802_18","volume-title":"The eleventh Asia\u2013Pacific computer systems architecture conference (ACSAC\u201906)","author":"F Mehdipour","year":"2006","unstructured":"Mehdipour F, Noori H, Saheb Zamani M, Murakami K, Sedighi M, Inoue K (2006) An integrated temporal partitioning and mapping framework for handling custom instructions on a reconfigurable functional unit. In: The eleventh Asia\u2013Pacific computer systems architecture conference (ACSAC\u201906). Lecture notes in computer science, vol 4186, pp\u00a0219\u2013230"},{"key":"505_CR21","doi-asserted-by":"crossref","unstructured":"Mehdipour F, Noori H, Saheb Zamani M, Inoue K, Murakami K (2007) Improving performance and energy saving in a reconfigurable processor via accelerating control data flow graphs. IEICE Trans Inf Syst E90-D(12)","DOI":"10.1093\/ietisy\/e90-d.12.1956"},{"key":"505_CR22","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1016\/j.micpro.2005.03.002","volume":"30","author":"F Mehdipour","year":"2006","unstructured":"Mehdipour F, Saheb Zamani M, Sedighi M (2006) An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems. Microprocess Microsyst 30:52\u201362","journal-title":"Microprocess Microsyst"},{"key":"505_CR23","first-page":"90","volume-title":"Proc design automation and test in Europe","author":"B Mei","year":"2004","unstructured":"Mei B, Vernalde S, Verkest D, Lauwereinsg R (2004) Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: a case study. In: Proc design automation and test in Europe, pp 90\u2013101"},{"key":"505_CR24","unstructured":"Mibench, www.eecs.umich.edu\/mibench"},{"key":"505_CR25","doi-asserted-by":"crossref","unstructured":"Noori H, Mehdipour F, Murakami K, Inoue K, Saheb Zamani M (2008) An architecture framework for an adaptive extensible processor. J Supercomput (online edition)","DOI":"10.1007\/s11227-008-0174-4"},{"issue":"4","key":"505_CR26","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1093\/ietele\/e91-c.4.497","volume":"E91-C","author":"H Noori","year":"2008","unstructured":"Noori H, Mehdipour F, Inoue K, Murakami K (2008) A reconfigurable functional unit with conditional execution for multi-exit custom instructions. IEICE Trans Electron E91-C(4):497\u2013508","journal-title":"IEICE Trans Electron"},{"issue":"6","key":"505_CR27","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/12.931895","volume":"50","author":"S Patel","year":"2001","unstructured":"Patel S, Lumetta S (2001) rePLay: A hardware framework for dynamic optimization. IEEE Trans Comput 50(6):590\u2013608","journal-title":"IEEE Trans Comput"},{"key":"505_CR28","volume-title":"Intl symp on system synthesis","author":"JV Praet","year":"1994","unstructured":"Praet JV, Goossens G, Lanneer D, Man HD (1994) Instruction set definition and instruction selection for ASIP. In: Intl symp on system synthesis"},{"issue":"8","key":"505_CR29","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/43.238612","volume":"12","author":"DS Rao","year":"1993","unstructured":"Rao DS, Kurdahi FJ (1993) On clustering for maximal regularity extraction. IEEE Trans Computer Aided Des 12(8):1198\u20131208","journal-title":"IEEE Trans Computer Aided Des"},{"key":"505_CR30","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1145\/192724.192749","volume-title":"The 27th international symposium on microarchitecture","author":"R Razdan","year":"1994","unstructured":"Razdan R, Smith M (1994) A high-performance microarchitecture with hardware-programmable functional units. In: The 27th international symposium on microarchitecture, pp 172\u2013180"},{"key":"505_CR31","doi-asserted-by":"crossref","unstructured":"Sakurai T (2007) Meeting with the forthcoming IC design. Keynote address, ASP-DAC 2007","DOI":"10.1145\/1284480.1284483"},{"key":"505_CR32","volume-title":"International test conference","author":"O Semenov","year":"2003","unstructured":"Semenov O et al (2003) Burn-in temperature projections for deep sub-micro technologies. In: International test conference"},{"key":"505_CR33","unstructured":"Simplescalar, www.simplescalar.com"},{"key":"505_CR34","doi-asserted-by":"crossref","unstructured":"Stitt G, Lysecky R, Vahid F (2004) Energy savings and speedups from partitioning critical software loops to hardware in embedded systems. ACM Trans Embedd Comput Syst 250\u2013255","DOI":"10.1145\/972627.972637"},{"key":"505_CR35","first-page":"216","volume-title":"ICCAD 2002","author":"F Sun","year":"2002","unstructured":"Sun F, Ravi S, Raghunathan A, Jha NK (2002) Synthesis of custom processors based on extensible platforms. In: ICCAD 2002, vol\u00a023, pp\u00a0216\u2013228"},{"key":"505_CR36","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1109\/TCAD.2003.822133","volume":"23","author":"F Sun","year":"2004","unstructured":"Sun F, Ravi S, Raghunathan A, Jha NK (2004) Custom instruction synthesis for extensible-processor platforms. IEEE Trans Computer-Aided Des Integrat Circuits Syst 23:216\u2013228","journal-title":"IEEE Trans Computer-Aided Des Integrat Circuits Syst"},{"key":"505_CR37","unstructured":"Synopsys, www.synopsys.com"},{"key":"505_CR38","unstructured":"Tarjan D, Thoziyoor S, Jouppi NP (2006) Cacti 4.0, HP laboratories, Technical report"},{"issue":"11","key":"505_CR39","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S Vassiliadis","year":"2004","unstructured":"Vassiliadis S, Wong S, Gaydadjiev G, Bertels K, Kuzmanov G, Panainte EM (2004) The MOLEN polymorphic processor. IEEE Trans Comput 53(11):1363\u20131375","journal-title":"IEEE Trans Comput"},{"key":"505_CR40","doi-asserted-by":"crossref","unstructured":"Wan M, Zhang H, George V, Benes M, Abnous A, Prabhu V, Rabaey J (2001) Design methodology of a low-energy reconfigurable single-chip DSP system. J VLSI Signal Process 47\u201361","DOI":"10.1023\/A:1008159121620"},{"key":"505_CR41","unstructured":"Warp Processors, http:\/\/www.cs.ucr.edu\/~vahid\/warp\/"},{"key":"505_CR42","unstructured":"Weisstein W Graph isomorphism. http:\/\/mathworld.wolfram.com\/GraphIsomorphism.html"},{"key":"505_CR43","volume-title":"Domain-specific processors: systems, architectures, modeling, and simulation","author":"S Wong","year":"2004","unstructured":"Wong S, Vassiliadis S, Cotofana S (2004) Future directions of programmable and reconfigurable embedded processors. In: Domain-specific processors: systems, architectures, modeling, and simulation"},{"key":"505_CR44","first-page":"723","volume-title":"Design automation conference","author":"P Yu","year":"2004","unstructured":"Yu P, Mitra T (2004) Characterizing embedded applications for instruction-set extensible processors. In: Design automation conference, pp 723\u2013728"},{"issue":"2","key":"505_CR45","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1145\/1067915.1067921","volume":"4","author":"C Zhang","year":"2005","unstructured":"Zhang C, Vahid F, Najjar W (2005) A highly configurable cache architecture for embedded systems. ACM Trans Embed Comput Syst 4(2):136\u2013146","journal-title":"ACM Trans Embed Comput Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-010-0505-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-010-0505-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-010-0505-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T00:29:35Z","timestamp":1559780975000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-010-0505-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,10]]},"references-count":45,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,5]]}},"alternative-id":["505"],"URL":"https:\/\/doi.org\/10.1007\/s11227-010-0505-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11,10]]}}}