{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T06:28:30Z","timestamp":1648967310795},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,3,11]],"date-time":"2011-03-11T00:00:00Z","timestamp":1299801600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1007\/s11227-011-0573-9","type":"journal-article","created":{"date-parts":[[2011,3,10]],"date-time":"2011-03-10T14:58:30Z","timestamp":1299769110000},"page":"5-19","source":"Crossref","is-referenced-by-count":0,"title":["A moving threads processor architecture MTPA"],"prefix":"10.1007","volume":"57","author":[{"given":"M.","family":"Forsell","sequence":"first","affiliation":[]},{"given":"V.","family":"Lepp\u00e4nen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,3,11]]},"reference":[{"key":"573_CR1","first-page":"232","volume-title":"Proc PDPTA\u201907","author":"M Forsell","year":"2007","unstructured":"Forsell M, Lepp\u00e4nen V (2007) Moving threads: a non-conventional approach for mapping computation to MP-SOC. In: Proc PDPTA\u201907, Las Vegas, USA, June 25\u201328, 2007, pp\u00a0232\u2013238"},{"key":"573_CR2","unstructured":"International Technology Roadmap for Semiconductors (2009) Semiconductor Industry Association. http:\/\/public.itrs.net\/"},{"key":"573_CR3","volume-title":"Proceedings of ASPLOS VII","author":"J Philbin","year":"1996","unstructured":"Philbin J, Edler J, Anshus OJ, Douglas CC, Li K (1996) Thread scheduling for cache locality. In: Proceedings of ASPLOS VII, Boston, October 1996"},{"key":"573_CR4","volume-title":"Practical PRAM programming","author":"J Keller","year":"2001","unstructured":"Keller J, Ke\u00dfler C, Tr\u00e4ff J (2001) Practical PRAM programming. Wiley, New York"},{"key":"573_CR5","first-page":"256","volume-title":"Proc ISCA\u201992","author":"T Eicken von","year":"1992","unstructured":"von Eicken T, Culler D, Goldstein S, Schauser K (1992) Active messages: a mechanism for integrated communication and computation. In: Proc ISCA\u201992, Gold Coast, Australia, pp 256\u2013266"},{"key":"573_CR6","first-page":"217","volume-title":"Proc PPoPP\u201995","author":"D Wallach","year":"1995","unstructured":"Wallach D, Hsieh W, Johnson K, Kaashoek M, Weihl W (1995) Optimistic active messages: a mechanism for scheduling communication with computation. In: Proc PPoPP\u201995, Santa Barbara, CA, pp 217\u2013226"},{"key":"573_CR7","volume-title":"Proc parallel and distributed computing and systems conference","author":"S Jenks","year":"2004","unstructured":"Jenks S (2004) Multithreading and thread migration using MPI and myrinet. In: Proc parallel and distributed computing and systems conference, Cambridge, MA"},{"key":"573_CR8","series-title":"LNCS","first-page":"108","volume-title":"Proc international conference on computational science-part II, ICCS","author":"M Bhandarkar","year":"2001","unstructured":"Bhandarkar M, Kale LV, de Sturler E, Hoeflinger J (2001) Adaptive load balancing for MPI programs. In: Proc international conference on computational science-part II, ICCS. LNCS, vol\u00a02074. Springer, Berlin, pp\u00a0108\u2013117"},{"key":"573_CR9","first-page":"418","volume-title":"Proc PACT\u201998","author":"L Boug\u00e9","year":"1998","unstructured":"Boug\u00e9 L, Hatcher Ph, Namyst R, Perez C (1998) A multithreaded runtime environment with thread migration for a HPF data-parallel compiler. In: Proc PACT\u201998, Paris, France, October 1998, pp 418\u2013425"},{"key":"573_CR10","volume-title":"Proc high performance computing symposium","author":"S Jenks","year":"2003","unstructured":"Jenks S, Gaudiot J-L (2003) A multithreaded runtime system with thread migration for distributed memory parallel computing. In: Proc high performance computing symposium, Advanced simulation technologies conference, Orlando, FL, 2003"},{"key":"573_CR11","first-page":"487","volume-title":"Proc IEEE, Special issue on distributed shared memory","author":"K Thitikamol","year":"1999","unstructured":"Thitikamol K, Keleher P (1999) Thread migration and communication minimization in DSM systems. In: Proc IEEE, Special issue on distributed shared memory, Spring 1999, pp 487\u2013497"},{"key":"573_CR12","first-page":"410","volume-title":"Proc IPPS\/SPDP\u201998","author":"B Weissman","year":"1998","unstructured":"Weissman B, Gomes B, Quittek JW, Holtkamp M (1998) Efficient fine-grain thread migration with active threads. In: Proc IPPS\/SPDP\u201998, pp\u00a0410\u2013414"},{"issue":"4","key":"573_CR13","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1145\/1105734.1105742","volume":"33","author":"J Chen","year":"2005","unstructured":"Chen J, Juang P, Ko K, Contreras G, Penry D, Rangan R, Stoler A, Peh L, Martonosi M (2005) Hardware-modulated parallelism in chip multiprocessors. SIGARCH Comput Archit News, 33(4):54\u201363","journal-title":"SIGARCH Comput Archit News"},{"key":"573_CR14","volume-title":"Proc ISCA\u201907","author":"S Kumar","year":"2007","unstructured":"Kumar S, Hughes CJ, Nguyen A (2007) Carbon: architectural support for fine-grained parallelism on chip multiprocessors. In: Proc ISCA\u201907"},{"key":"573_CR15","first-page":"399","volume-title":"Engineering the grid: status and perspective","author":"V Chaudhary","year":"2006","unstructured":"Chaudhary V, Jiang H (2006) Techniques for migrating computations on the grid. In: Di Martino B, Dongarra J, Hoisie A, Zima H, Yang LT (eds) Engineering the grid: status and perspective, January 2006 American Scientific, pp 399\u2013415."},{"key":"573_CR16","first-page":"241","volume-title":"High performance computing: paradigm and infrastructure","author":"H Jiang","year":"2006","unstructured":"Jiang H, Chaudhary V, Walters JP (2006) Data conversion for heterogeneous migration\/checkpointing. In: Yang LT, Guo M (eds) High performance computing: paradigm and infrastructure. Wiley, New York, pp 241\u2013260"},{"issue":"8","key":"573_CR17","first-page":"675","volume":"4","author":"V Lepp\u00e4nen","year":"1998","unstructured":"Lepp\u00e4nen V (1998) Balanced PRAM simulations via moving threads and hashing. J. Univers. Comput. Sci. 4(8):675\u2013689","journal-title":"J. Univers. Comput. Sci."},{"issue":"3","key":"573_CR18","first-page":"2","volume":"1","author":"KA Shaw","year":"2002","unstructured":"Shaw KA, Dally WJ (2002) Migration in single chip multiprocessors. Comput Archit Lett 1(3):2\u20135","journal-title":"Comput Archit Lett"},{"issue":"4","key":"573_CR19","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1145\/1105734.1105745","volume":"33","author":"T Constantinou","year":"2005","unstructured":"Constantinou T, Sazeides Y, Michaud P, Fetis D, Seznec A (2005) Performance implications of single thread migration on a chip multi-core. SIGARCH Comput Archit News 33(4):80\u201391","journal-title":"SIGARCH Comput Archit News"},{"issue":"9","key":"573_CR20","first-page":"1037","volume":"33","author":"M Forsell","year":"1997","unstructured":"Forsell M (1997) MTAC\u2014a multithreaded VLIW architecture for PRAM simulation. J. Univers. Comput. Sci. 33(9):1037\u20131055","journal-title":"J. Univers. Comput. Sci."},{"key":"573_CR21","first-page":"471","volume-title":"Proc PDPTA\u201908","author":"M Forsell","year":"2008","unstructured":"Forsell M, Roivainen J (2008) Performance, area and power trade-offs in mesh-based emulated shared memory CMP architectures. In: Proc PDPTA\u201908, Las Vegas, USA, July 14\u201317, 2008, pp\u00a0471\u2013477"},{"key":"573_CR22","unstructured":"Lepp\u00e4nen V (1996) Studies on the realization of PRAM. Dissertation 3, Turku Centre for Computer Science, University of Turku, Turku"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0573-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-011-0573-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0573-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:24:03Z","timestamp":1559384643000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-011-0573-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3,11]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,7]]}},"alternative-id":["573"],"URL":"https:\/\/doi.org\/10.1007\/s11227-011-0573-9","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3,11]]}}}