{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:32Z","timestamp":1759147412659},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,4,13]],"date-time":"2011-04-13T00:00:00Z","timestamp":1302652800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1007\/s11227-011-0599-z","type":"journal-article","created":{"date-parts":[[2011,4,12]],"date-time":"2011-04-12T15:34:52Z","timestamp":1302622492000},"page":"418-437","source":"Crossref","is-referenced-by-count":7,"title":["Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique"],"prefix":"10.1007","volume":"61","author":[{"given":"G.","family":"Lai","sequence":"first","affiliation":[]},{"given":"X.","family":"Lin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,4,13]]},"reference":[{"key":"599_CR1","first-page":"684","volume-title":"Proceedings of design automation conference 2001","author":"WJ Dally","year":"2001","unstructured":"Dally WJ, Towles B (2001) Route packet, not wires: on-chip interconnection networks. In: Proceedings of design automation conference 2001, pp 684\u2013689"},{"issue":"1","key":"599_CR2","first-page":"70","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, Micheli GD (2002) Networks on chips: a new SoC paradigm. IEEE Trans Comput 35(1):70\u201378","journal-title":"IEEE Trans Comput"},{"key":"599_CR3","volume-title":"The IEEE\/ACM\/IFIP international conference on hardware software codesign and system synthesis","author":"UY Ogras","year":"2005","unstructured":"Ogras UY, Hu J, Marculescu R (2005) Key research problems in NoC design: a holistic perspective. In: The IEEE\/ACM\/IFIP international conference on hardware software codesign and system synthesis, Sept. 19\u201321, 2005, Jersey City, New Jersey, USA"},{"issue":"4","key":"599_CR4","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","volume":"14","author":"K Srinivasan","year":"2006","unstructured":"Srinivasan K et al (2006) Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr 14(4):407\u2013420","journal-title":"IEEE Trans Very Large Scale Integr"},{"issue":"5","key":"599_CR5","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1109\/TVLSI.2008.2011205","volume":"17","author":"G Leary","year":"2009","unstructured":"Leary G et al (2009) Design of network-on-hip architectures with a genetic algorithm-based technique. IEEE Trans Very Large Scale Integr 17(5):674\u2013687","journal-title":"IEEE Trans Very Large Scale Integr"},{"issue":"6","key":"599_CR6","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/TVLSI.2003.817546","volume":"11","author":"SN Adya","year":"2003","unstructured":"Adya SN, Markov IL (2003) Fix-outline floorplanning: enabling hierarchical design. IEEE Trans Very Large Scale Integr 11(6):1120\u20131135","journal-title":"IEEE Trans Very Large Scale Integr"},{"issue":"1","key":"599_CR7","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu R et al (2009) Outstanding research problems in NoC design: system, micro-architecture, and circuit perspectives. IEEE Trans Comput-Aided Des Integr Circuits Syst 28(1):3\u201321","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"1","key":"599_CR8","first-page":"13","volume":"3","author":"A Agarwal","year":"2009","unstructured":"Agarwal A et al (2009) Survey of network-on-chip (NoC) architectures and contributions. J Eng Comput Archit 3(1):13\u201327","journal-title":"J Eng Comput Archit"},{"key":"599_CR9","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1016\/j.vlsi.2007.12.002","volume":"41","author":"D Atienza","year":"2008","unstructured":"Atienza D et al (2008) Network-on-chip design and synthesis outlook. Integration 41:340\u2013359","journal-title":"Integration"},{"key":"599_CR10","first-page":"491","volume-title":"Proceeding of IEEE design, automation and test\u201906","author":"L Benini","year":"2006","unstructured":"Benini L (2006) Application-specific NoC design. In: Proceeding of IEEE design, automation and test\u201906, pp 491\u2013495"},{"key":"599_CR11","first-page":"10688","volume-title":"Proceedings of the design, automation and test in Europe conference and exhibition","author":"J Hu","year":"2003","unstructured":"Hu J, Marculescu R (2003) Exploiting the routing flexibility for energy\/performance-aware mapping of regular NoC architectures. In: Proceedings of the design, automation and test in Europe conference and exhibition, vol\u00a01, pp 10688\u201310693"},{"key":"599_CR12","first-page":"914","volume-title":"Proceedings of DAC\u201904","author":"S Murali","year":"2004","unstructured":"Murali S, Micheli GD (2004) SUMAP: a tool for automatic topology selection and generation for NoCs. In: Proceedings of DAC\u201904, pp 914\u2013919"},{"key":"599_CR13","first-page":"27","volume-title":"Proceedings of ASPDAC\u201905","author":"S Murali","year":"2005","unstructured":"Murali S et al (2005) Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees. In: Proceedings of ASPDAC\u201905, pp 27\u201332"},{"key":"599_CR14","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1145\/966747.966758","volume-title":"SLIP\u201904","author":"T Ahonen","year":"2004","unstructured":"Ahonen T et al (2004) Topology optimization for application-specific networks-on-chip. In: SLIP\u201904, pp 53\u201360"},{"key":"599_CR15","first-page":"184","volume-title":"Proceedings of ICCAD","author":"U Ogras","year":"2005","unstructured":"Ogras U, Marculescu R (2005) Application-specific network-on-chip architecture customization via long range link insertion. In: Proceedings of ICCAD, pp 184\u2013190"},{"issue":"7","key":"599_CR16","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/TVLSI.2006.878263","volume":"14","author":"U Ogras","year":"2006","unstructured":"Ogras U, Marculescu R (2006) It\u2019s a small world after all: NoC performance optimization via long-range link insertion. IEEE Trans Very Large Scale Integr 14(7):693\u2013706","journal-title":"IEEE Trans Very Large Scale Integr"},{"issue":"1","key":"599_CR17","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1007\/s00453-001-0038-2","volume":"31","author":"R Ravi","year":"2001","unstructured":"Ravi R et al (2001) Approximation algorithms for degree-constrained minimum-cost network-design problems. Algorithmica 31(1):58\u201378","journal-title":"Algorithmica"},{"key":"599_CR18","first-page":"233","volume-title":"Proceedings of ASP-DAC","author":"J Hu","year":"2003","unstructured":"Hu J, Marculescu R (2003) Energy- and performance-aware mapping for tile-based NoC architectures under performance constraints. In: Proceedings of ASP-DAC, pp 233\u2013239"},{"key":"599_CR19","first-page":"231","volume-title":"Proceedings of IEEE\/ACM international conference on computer-aided design\u201905","author":"K Srinivasan","year":"2005","unstructured":"Srinivasan K, Chatha KS, Konjevod G (2005) An automated technique for topology and route generation of application-specific on-chip interconnection networks. In: Proceedings of IEEE\/ACM international conference on computer-aided design\u201905, pp\u00a0231\u2013237"},{"key":"599_CR20","doi-asserted-by":"crossref","first-page":"884","DOI":"10.1109\/DATE.2004.1268999","volume-title":"Proceedings of the design, automation and test in Europe conference and exhibition","author":"A Jalabert","year":"2004","unstructured":"Jalabert A et al (2004) XpipesCompiler: A tool for instantiating application-specific networks-on-chip. In: Proceedings of the design, automation and test in Europe conference and exhibition, pp\u00a0884\u2013889"},{"key":"599_CR21","doi-asserted-by":"crossref","unstructured":"Chang KC (2009) Reliable network-on-chip design for multi-core system-on-chip. J Supercomput","DOI":"10.1007\/s11227-009-0376-4"},{"issue":"10","key":"599_CR22","doi-asserted-by":"crossref","first-page":"1433","DOI":"10.1109\/TVLSI.2008.2004592","volume":"17","author":"V Dimitriu","year":"2009","unstructured":"Dimitriu V, Khan GN (2009) Throughput-oriented NoC topology generation and analysis for high performance SoCs. IEEE Trans Very Large Scale Integr 17(10):1433\u20131446","journal-title":"IEEE Trans Very Large Scale Integr"},{"issue":"2\u20134","key":"599_CR23","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1016\/j.micpro.2010.01.001","volume":"34","author":"GN Khan","year":"2010","unstructured":"Khan GN, Dimitriu V (2010) A modeling tool for simulating and design of on-chip network systems. Microprocess Microsyst 34(2\u20134):84\u201395","journal-title":"Microprocess Microsyst"},{"key":"599_CR24","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1109\/DATE.2004.1269002","volume-title":"Proceedings of the design, automation and test in Europe conference and exhibition (DATE\u201904)","author":"S Murali","year":"2004","unstructured":"Murali S, Micheli GD (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings of the design, automation and test in Europe conference and exhibition (DATE\u201904), vol\u00a02, pp 896\u2013901"},{"key":"599_CR25","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/ICCAD.2005.1560070","volume-title":"Proceedings of the 2005 IEEE\/ACM international conference on computer-aided design","author":"K Srinivasan","year":"2005","unstructured":"Srinivasan K et al (2005) An automated technique for topology and route generation of application-specific on-chip interconnection networks. In: Proceedings of the 2005 IEEE\/ACM international conference on computer-aided design, November 06\u201310, 2005, San Jose, CA, pp 231\u2013237"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0599-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-011-0599-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0599-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,6]],"date-time":"2023-06-06T08:05:59Z","timestamp":1686038759000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-011-0599-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4,13]]},"references-count":25,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["599"],"URL":"https:\/\/doi.org\/10.1007\/s11227-011-0599-z","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4,13]]}}}