{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,7]],"date-time":"2024-04-07T12:10:17Z","timestamp":1712491817478},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,6,9]],"date-time":"2011-06-09T00:00:00Z","timestamp":1307577600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1007\/s11227-011-0633-1","type":"journal-article","created":{"date-parts":[[2011,6,8]],"date-time":"2011-06-08T10:39:47Z","timestamp":1307529587000},"page":"719-742","source":"Crossref","is-referenced-by-count":2,"title":["Power-aware register assignment for large register file design"],"prefix":"10.1007","volume":"61","author":[{"given":"Wann-Yun","family":"Shieh","sequence":"first","affiliation":[]},{"given":"Bo-Syun","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,6,9]]},"reference":[{"key":"633_CR1","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1145\/871506.871602","volume-title":"Proceedings of the 2003 international symposium on low power electronics and design","author":"NS Kim","year":"2003","unstructured":"Kim NS et al (2003) The microarchitecture of a low power register file. In: Proceedings of the 2003 international symposium on low power electronics and design, pp 384\u2013389. doi: 10.1145\/871506.871602"},{"key":"633_CR2","first-page":"94","volume-title":"Proceedings of IEEE international conference on computer design (ICCD\u201999)","author":"J Scott","year":"1999","unstructured":"Scott J et al (1999) Designing the M.CORETM M3 CPU architecture. In: Proceedings of IEEE international conference on computer design (ICCD\u201999), p 94. doi: 10.1109\/ICCD.1999.808407"},{"key":"633_CR3","unstructured":"Richard G (2006) Leakage takes priority at 65 nm. EETIMES. http:\/\/www.eetimes.com\/news\/design\/showArticle.jhtml?articleID=175804055"},{"key":"633_CR4","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1145\/264107.264201","volume-title":"Proceedings of the international symposium on computer architecture (ISCA)","author":"S Palacharla","year":"1997","unstructured":"Palacharla S et al (1997) Complexity-effective superscalar processors. In: Proceedings of the international symposium on computer architecture (ISCA), pp 206\u2013218. doi: 10.1109\/ISCA.1997.604689"},{"key":"633_CR5","first-page":"305","volume-title":"International symposium on low-power electronics and design","author":"V Zyuban","year":"1998","unstructured":"Zyuban V, Kogge P (1998) The energy complexity of register files. In: International symposium on low-power electronics and design, pp 305\u2013310. doi: 10.1145\/280756.280943"},{"key":"633_CR6","first-page":"237","volume-title":"Proceedings of the 34th microarchitecture (MICRO-34)","author":"R Balasubramonian","year":"2001","unstructured":"Balasubramonian R et al (2001) Reducing the complexity of the register file in dynamic superscalar processor. In: Proceedings of the 34th microarchitecture (MICRO-34), pp 237\u2013248"},{"key":"633_CR7","first-page":"17","volume-title":"Computer architecture: a quantitative approach","author":"J Hennessy","year":"2006","unstructured":"Hennessy J, Patterson D (2006) Computer architecture: a quantitative approach, 4th edn. Kaufmann, Los Altos, pp 17\u201319","edition":"4"},{"key":"633_CR8","first-page":"316","volume-title":"Proceedings of the international symposium on computer architecture (ISCA\u201900)","author":"J Cruz","year":"2000","unstructured":"Cruz J, Gonz\u00e1lez A et al (2000) Multiple-banked register file architectures. In: Proceedings of the international symposium on computer architecture (ISCA\u201900), pp 316\u2013325. doi: 10.1145\/342001.339708"},{"key":"633_CR9","first-page":"136","volume-title":"Proceeding of the 26th international symposium on computer architecture","author":"MC Merten","year":"1999","unstructured":"Merten MC et al (1999) A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. In: Proceeding of the 26th international symposium on computer architecture, pp 136\u2013148. doi: 10.1145\/300979.300991"},{"key":"633_CR10","first-page":"190","volume-title":"Proceeding of conference and exhibition","author":"A Iyer","year":"2001","unstructured":"Iyer A et al (2001) Power aware microarchitecture resource scaling. In: Proceeding of conference and exhibition, pp 190\u2013196"},{"key":"633_CR11","first-page":"68","volume":"36","author":"NS Kim","year":"2003","unstructured":"Kim NS et al (2003) Leakage current: Moore\u2019s law meets static power. Computer 36:68\u201375. doi: 10.1109\/MC.2003.1250885","journal-title":"Computer"},{"key":"633_CR12","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1016\/j.sysarc.2011.02.004","volume":"57","author":"WY Shieh","year":"2011","unstructured":"Shieh WY et al (2011) Saving register-file static power by monitoring instruction sequence in ROB. J Syst Archit 57:327\u2013329. doi: 10.1007\/11807964_77","journal-title":"J Syst Archit"},{"key":"633_CR13","unstructured":"SimpleScalar. http:\/\/www.simplescalar.com\/"},{"key":"633_CR14","unstructured":"SPEC2000. http:\/\/www.spec.org\/cpu\/"},{"key":"633_CR15","first-page":"62","volume-title":"Proceedings of the international symposium on computer architecture (ISCA\u201903)","author":"JH Tseng","year":"2003","unstructured":"Tseng JH et al (2003) Banked multiported register files for high-frequency superscalar microprocessors. In: Proceedings of the international symposium on computer architecture (ISCA\u201903), pp 62\u201371. doi: 10.1109\/ISCA.2003.1206989"},{"key":"633_CR16","first-page":"696","volume":"53","author":"D Ponomarev","year":"2004","unstructured":"Ponomarev D et al (2004) Isolating short-lived operands for energy reduction. IEEE Trans Comput 53:696\u2013709. doi: 10.1109\/TC.2004.11","journal-title":"IEEE Trans Comput"},{"key":"633_CR17","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/MICRO.1995.476839","volume-title":"Proceedings of the 28th annual international symposium on microarchitecture","author":"L Lozano","year":"1995","unstructured":"Lozano L et al (1995) Exploiting short-lived variables in superscalar processors. In: Proceedings of the 28th annual international symposium on microarchitecture, pp 292\u2013302"},{"key":"633_CR18","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","volume-title":"Proceedings of the international symposium on computer architecture (ISCA\u201902)","author":"K Fkautner","year":"2002","unstructured":"Fkautner K et al (2002) Drowsy caches: Simple techniques for reducing leakage power. In: Proceedings of the international symposium on computer architecture (ISCA\u201902), pp 148\u2013157. doi: 10.1109\/ISCA.2002.1003572"},{"key":"633_CR19","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"NS Kim","year":"2004","unstructured":"Kim NS et al (2004) Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans Very Large Scale Integr 12:167\u2013184. doi: 10.1109\/TVLSL.2003.821550","journal-title":"IEEE Trans Very Large Scale Integr"},{"key":"633_CR20","first-page":"219","volume-title":"Proceedings of the 35th annual ACM\/IEEE international symposium on microarchitecture","author":"NS Kim","year":"2002","unstructured":"Kim NS et al (2002) Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In: Proceedings of the 35th annual ACM\/IEEE international symposium on microarchitecture, pp 219\u2013230"},{"key":"633_CR21","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/344166.344181","volume-title":"Proceedings of the 2000 international symposium on low power electronics and design","author":"TD Burd","year":"2000","unstructured":"Burd TD et al (2000) Design issues for dynamic voltage scaling. In: Proceedings of the 2000 international symposium on low power electronics and design, pp 9\u201314. doi: 10.1145\/344166.344181"},{"key":"633_CR22","first-page":"1429","volume":"24","author":"WY Shieh","year":"2008","unstructured":"Shieh WY et al (2008) Saving register-file leakage energy by register-usage exploiting. J Inf Sci Eng 24:1429\u20131444","journal-title":"J Inf Sci Eng"},{"key":"633_CR23","unstructured":"GCC. http:\/\/gcc.gnu.org\/onlinedocs\/gcc\/Optimize-Options.html"},{"key":"633_CR24","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1109\/MICRO.1997.645806","volume-title":"Proceedings of the 30th microarchitecture","author":"K Farkas","year":"1997","unstructured":"Farkas K et al (1997) The multicluster architecture: reducing cycle time through partitioning. In: Proceedings of the 30th microarchitecture, pp 149\u2013159"},{"key":"633_CR25","first-page":"303","volume-title":"Proceedings of the 28th microarchitecture MICRO-28","author":"J Janssen","year":"1995","unstructured":"Janssen J et al (1995) Partitioned register file for TTAs. In: Proceedings of the 28th microarchitecture MICRO-28, pp 303\u2013312"},{"key":"633_CR26","first-page":"3507","volume-title":"Proceedings of the innovative architecture on future generation high-performance processors and systems","author":"T Hironaka","year":"2005","unstructured":"Hironaka T et al (2005) Superscalar processor with multi-bank register file. In: Proceedings of the innovative architecture on future generation high-performance processors and systems, pp 3507\u20133510. doi: 10.1109\/IWIA.2005.42"},{"key":"633_CR27","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1023\/B:IJPP.0000004510.66751.2e","volume":"31","author":"JL Ayala","year":"2003","unstructured":"Ayala JL et al (2003) Power-aware compilation for register file energy reduction. Int J Parallel Program 31:151\u2013167. doi: 10.1023\/B:IJPP.0000004510.66751.2e","journal-title":"Int J Parallel Program"},{"key":"633_CR28","first-page":"86","volume-title":"Proceedings of the application-specific systems, architectures, and processors","author":"JL Ayala","year":"2003","unstructured":"Ayala JL et al (2003) Energy aware register file implementation through instruction predecode. In: Proceedings of the application-specific systems, architectures, and processors, pp 86\u201396. doi: 10.1109\/ASAP.2003.1212832"},{"key":"633_CR29","first-page":"1901","volume":"25","author":"WY Shieh","year":"2009","unstructured":"Shieh WY et al (2009) Power-aware register assignment for multi-banked register files. J Inf Sci Eng 25:1901\u20131920","journal-title":"J Inf Sci Eng"},{"key":"633_CR30","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/ICCD.2003.1240867","volume-title":"Proceedings of the 21st international conference on computer design","author":"J Abella","year":"2003","unstructured":"Abella J et al (2003) On reducing register pressure and energy in multiple-banked register files. In: Proceedings of the 21st international conference on computer design, pp 14\u201320"},{"key":"633_CR31","unstructured":"CACTI: http:\/\/www.hpl.hp.com\/personal\/Norman_Jouppi\/cacti4.html"},{"key":"633_CR32","first-page":"13","volume":"6","author":"T Jones","year":"2009","unstructured":"Jones T et al (2009) Energy-efficient register caching with compiler assistance. ACM Trans Archit Code Optim 6:13\u201323","journal-title":"ACM Trans Archit Code Optim"},{"key":"633_CR33","first-page":"173","volume-title":"Proceedings of the ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems","author":"S Park","year":"2006","unstructured":"Park S et al (2006) Bypass aware instruction scheduling for register file power reduction. In: Proceedings of the ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems, pp 173\u2013181"},{"key":"633_CR34","unstructured":"Lingo. http:\/\/www.lindo.com"},{"key":"633_CR35","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1145\/1022969.1022973","volume":"1","author":"F Xie","year":"2004","unstructured":"Xie F et al (2004) Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling. ACM Trans Archit Code Optim 1:323\u2013367","journal-title":"ACM Trans Archit Code Optim"},{"key":"633_CR36","doi-asserted-by":"crossref","first-page":"1042","DOI":"10.1109\/TCAD.2005.850860","volume":"24","author":"W Liao","year":"2005","unstructured":"Liao W et al (2005) Temperature and supply voltage aware performance and power modeling at microarchitecture level. IEEE Trans Comput-Aided Des Integr Circuits Syst 24:1042\u20131053","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"633_CR37","unstructured":"SimPoint, http:\/\/cseweb.ucsd.edu\/~calder\/simpoint\/"},{"key":"633_CR38","volume-title":"SPEC benchmarking workshops and conferences","author":"S Bird","year":"2007","unstructured":"Bird S et al (2007) Performance characterization of SPEC CPU benchmarks on Intel\u2019s core microarchitecture based processor. In: SPEC benchmarking workshops and conferences"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0633-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-011-0633-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0633-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,7]],"date-time":"2024-04-07T11:06:48Z","timestamp":1712488008000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-011-0633-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,9]]},"references-count":38,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["633"],"URL":"https:\/\/doi.org\/10.1007\/s11227-011-0633-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6,9]]}}}