{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:11:13Z","timestamp":1742389873714},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,7,22]],"date-time":"2011-07-22T00:00:00Z","timestamp":1311292800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1007\/s11227-011-0657-6","type":"journal-article","created":{"date-parts":[[2011,7,21]],"date-time":"2011-07-21T10:27:42Z","timestamp":1311244062000},"page":"894-911","source":"Crossref","is-referenced-by-count":17,"title":["Minimizing the runtime partial reconfiguration overheads in reconfigurable systems"],"prefix":"10.1007","volume":"61","author":[{"given":"Shaoshan","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard Neil","family":"Pittman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Forin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"Gaudiot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,7,22]]},"reference":[{"key":"657_CR1","volume-title":"Proceedings of IEEE international conference on field programmable logic and applications","author":"M Liu","year":"2009","unstructured":"Liu M, Kuehn W, Lu Z, Jantsch A (2009) Run-time partial reconfiguration speed investigation and architectural design space exploration. In: Proceedings of IEEE international conference on field programmable logic and applications"},{"key":"657_CR2","volume-title":"Proceedings of IEEE international conference on field programmable logic and applications","author":"C Claus","year":"2008","unstructured":"Claus C, Zhang B, Stechele W, Braun L, Hubner M, Becker J (2008) A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In: Proceedings of IEEE international conference on field programmable logic and applications"},{"key":"657_CR3","volume-title":"Proceedings of international conference on field programmable logic and applications","author":"K Paulsson","year":"2007","unstructured":"Paulsson K, Hubner M, Auer G, Dreschmann M, Chen L, Becker J (2007) Implementation of a virtual internal configuration access port (JCAP) for enabling partial self-reconfiguration on Xilinx Spartan II FPGAs. In: Proceedings of international conference on field programmable logic and applications"},{"key":"657_CR4","unstructured":"Virtex-4 FPGA User Guide: http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug070.pdf"},{"key":"657_CR5","volume-title":"Proceedings of the IEEE symposium on field-programmable custom computing machines","author":"Z Li","year":"2001","unstructured":"Li Z, Hauck S (2001) Configuration compression for Virtex FPGAs. In: Proceedings of the IEEE symposium on field-programmable custom computing machines"},{"key":"657_CR6","volume-title":"Proceedings of ACM\/SIGDA symposium on field-programmable gate arrays","author":"A Dandalis","year":"2001","unstructured":"Dandalis A, Prasanna VK (2001) Configuration compression for FPGA-based embedded systems. In: Proceedings of ACM\/SIGDA symposium on field-programmable gate arrays"},{"key":"657_CR7","volume-title":"Proceedings of the IEEE\/ACM international conference on computer-aided design","author":"L He","year":"2004","unstructured":"He L, Mitra T, Wong W-F (2004) Configuration bitstream compression for dynamically reconfigurable FPGAs. In: Proceedings of the IEEE\/ACM international conference on computer-aided design"},{"key":"657_CR8","volume-title":"Proceedings of the conference on design, automation and test in Europe","author":"J Resano","year":"2005","unstructured":"Resano J, Mozos D, Catthoor F (2005) A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware. In: Proceedings of the conference on design, automation and test in Europe"},{"key":"657_CR9","volume-title":"Proceedings of ACM\/SIGDA symposium on field-programmable gate arrays","author":"Z Li","year":"2002","unstructured":"Li Z, Hauck S (2002) Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. In: Proceedings of ACM\/SIGDA symposium on field-programmable gate arrays"},{"key":"657_CR10","unstructured":"Carver J, Pittman RN, Forin A (2008) Relocation and automatic floor-planning of FPGA partial configuration bit-streams, MSR-TR-2008-111. Microsoft Research, WA, August 2008"},{"key":"657_CR11","doi-asserted-by":"crossref","unstructured":"Thomas DB, Luk W (2008) Multivariate Gaussian random number generation targeting reconfigurable hardware. ACM Trans Reconfigurable Technol Syst 1(2) June","DOI":"10.1145\/1371579.1371584"},{"key":"657_CR12","unstructured":"Virtex-4 FPGA Configuration User Guide: http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug071.pdf"},{"key":"657_CR13","volume-title":"Proceedings of the 21st IEEE international conference on application-specific systems, architectures, and processors (ASAP 2010)","author":"S Liu","year":"2010","unstructured":"Liu S, Pittman RN, Forin A, Gaudiot J-L (2010) On energy efficiency of reconfigurable systems with run-time partial reconfiguration. In: Proceedings of the 21st IEEE international conference on application-specific systems, architectures, and processors (ASAP 2010)"},{"issue":"3","key":"657_CR14","first-page":"965","volume":"24","author":"J-C Chiu","year":"2008","unstructured":"Chiu J-C, Chou Y-L, Lin R-B (2008) The multi-context reconfigurable processing unit for fine-grain computing. J Inf Sci Eng 24(3):965\u2013979","journal-title":"J Inf Sci Eng"},{"key":"657_CR15","volume-title":"Proceedings of the 11th international workshop on field-programmable logic and applications","author":"J Heiner","year":"2009","unstructured":"Heiner J, Sellers B, Wirthlin M, Kalb J (2009) FPGA partial reconfiguration via configuration scrubbing. In: Proceedings of the 11th international workshop on field-programmable logic and applications"},{"key":"657_CR16","doi-asserted-by":"crossref","unstructured":"Tang J, Liu S, Gu Z, Li X-F, Gaudiot J-L (2010) Achieving middleware execution efficiency: hardware-assisted garbage collection operations, J Supercomput. doi: 10.1007\/s11227-010-0493-0 , November, 2010","DOI":"10.1007\/s11227-010-0493-0"},{"key":"657_CR17","volume-title":"Proceedings of the IEEE computer society annual symposium on VLSI (ISVLSI\u201910)","author":"M Liu","year":"2010","unstructured":"Liu M, Lu Z, Kuehn W, Jantsch A (2010) Inter-process communications using pipes in FPGA-based adaptive computing. In: Proceedings of the IEEE computer society annual symposium on VLSI (ISVLSI\u201910), Lixouri Kefalonia, Greece, Jul. 2010"},{"key":"657_CR18","volume-title":"Proceedings of the 21st IEEE international conference on application-specific systems, architectures, and processors (ASAP 2010)","author":"J Tang","year":"2010","unstructured":"Tang J, Liu S, Gu Z, Li X-F, Gaudiot J-L (2010) Hardware-assisted middleware: acceleration of garbage collection operations. In: Proceedings of the 21st IEEE international conference on application-specific systems, architectures, and processors (ASAP 2010), Rennes, France, 7\u20139 July, 2010"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0657-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-011-0657-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0657-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,13]],"date-time":"2019-06-13T01:15:53Z","timestamp":1560388553000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-011-0657-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,22]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["657"],"URL":"https:\/\/doi.org\/10.1007\/s11227-011-0657-6","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7,22]]}}}