{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T18:07:38Z","timestamp":1673114858735},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,9,28]],"date-time":"2011-09-28T00:00:00Z","timestamp":1317168000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s11227-011-0694-1","type":"journal-article","created":{"date-parts":[[2011,9,27]],"date-time":"2011-09-27T04:46:51Z","timestamp":1317098811000},"page":"174-198","source":"Crossref","is-referenced-by-count":4,"title":["A tagless cache design for power saving in embedded systems"],"prefix":"10.1007","volume":"62","author":[{"given":"Ching-Wen","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Jung","family":"Ku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,9,28]]},"reference":[{"key":"694_CR1","first-page":"35","volume-title":"Proceedings of 2006 international conference on embedded computer systems","author":"K Ali","year":"2006","unstructured":"Ali K, Aboelaze M, Datta, S (2006) Modified hotspot cache architecture: a low energy fast cache for embedded processors. In: Proceedings of 2006 international conference on embedded computer systems, July 2006, pp 35\u201342"},{"issue":"12","key":"694_CR2","doi-asserted-by":"crossref","first-page":"2748","DOI":"10.1093\/ietisy\/e88-d.12.2748","volume":"E88-D","author":"C-W Chen","year":"2005","unstructured":"Chen C-W, Chang C-H, Ku C-J (2005) A low power-consuming embedded system design by reducing memory access frequencies with multiple reference tables and encoding the most executed instructions. IEICE Trans Inf Syst E88-D(12):2748\u20132756","journal-title":"IEICE Trans Inf Syst"},{"key":"694_CR3","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1109\/DELTA.2008.57","volume-title":"4th IEEE international symposium on electronic design, test & applications","author":"E-Y Chung","year":"2008","unstructured":"Chung E-Y, Kim CH, Chung SW (2008) An accurate and energy-efficient way determination technique for instruction caches by using early tag matching. In: 4th IEEE international symposium on electronic design, test & applications, pp 190\u2013195"},{"key":"694_CR4","first-page":"136","volume-title":"ISLPED\u201902: proceedings of the design","author":"A Efthymiou","year":"2002","unstructured":"Efthymiou A, Garside JD (2002) An adaptive serial-parallel CAM architecture for low power cache blocks. In: ISLPED\u201902: proceedings of the design, pp 136\u2013141"},{"key":"694_CR5","volume-title":"Power driven microarchitecture workshop, held in conjunction with ISCA 98","author":"K Ghose","year":"1998","unstructured":"Ghose K, Kamble MB (1998) Energy efficient cache organizations for superscalar processors. In: Power driven microarchitecture workshop, held in conjunction with ISCA 98, June 1998"},{"key":"694_CR6","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","volume-title":"Proceedings of the 1999 international symposium on low power electronics and design","author":"K Ghose","year":"1999","unstructured":"Ghose K, Kamble MB (1999) Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation. In: Proceedings of the 1999 international symposium on low power electronics and design, pp 70\u201375"},{"issue":"1","key":"694_CR7","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2002.4","volume":"1","author":"A Gordon-Ross","year":"2002","unstructured":"Gordon-Ross A, Cotterell S, Vahid F (2002) Exploiting fixed programs in embedded systems: a loop cache example. IEEE Comput Archit Lett 1(1):2","journal-title":"IEEE Comput Archit Lett"},{"key":"694_CR8","first-page":"434","volume-title":"40th annual IEEE\/ACM international symposium on microarchitecture (MICRO 2007)","author":"S Hines","year":"2007","unstructured":"Hines S, Whalley D, Tyson G (2007) Guaranteeing hits to improve the efficiency of a small instruction cache. In: 40th annual IEEE\/ACM international symposium on microarchitecture (MICRO 2007), Dec. 2007, pp 434\u2013444"},{"key":"694_CR9","unstructured":"http:\/\/www.spec.org\/cpu2000\/"},{"key":"694_CR10","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","volume-title":"Proceedings of the 1999 international symposium on low power electronics and design","author":"K Inoue","year":"1999","unstructured":"Inoue K, Ishihara T, Murakami K (1999) Way-predicting set-associative cache for high performance and low energy consumption. In: Proceedings of the 1999 international symposium on low power electronics and design, August 1999, pp 273\u2013375"},{"key":"694_CR11","first-page":"58","volume-title":"Proceedings of the PACT \u201996","author":"S Jourdant","year":"1996","unstructured":"Jourdant S, Hsing T-H, Stark J, Patt YN (1996) The effects of mispredicted-path execution on branch prediction structures. In: Proceedings of the PACT \u201996, pp 58\u201367"},{"key":"694_CR12","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/MICRO.1997.645809","volume-title":"Proc of 30th international symposium on microarchitecture","author":"J Kin","year":"1997","unstructured":"Kin J, Gupta M, Mangione-Smith WH (1997) The filter cache: an energy efficient memory structure. In: Proc of 30th international symposium on microarchitecture, Dec 1997, pp 184\u2013193"},{"key":"694_CR13","first-page":"330","volume-title":"30th international symposium on microarchitecture","author":"C Lee","year":"1997","unstructured":"Lee C, Potkonjak M, Mangione-Smith WH (1997) MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In: 30th international symposium on microarchitecture, pp\u00a0330\u2013335"},{"key":"694_CR14","first-page":"267","volume-title":"Proceedings of the international symposium on low power electronics and design","author":"LH Lee","year":"1999","unstructured":"Lee LH, Moyer W, Arends J (1999) Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: Proceedings of the international symposium on low power electronics and design, Aug 1999, pp 267\u2013269"},{"key":"694_CR15","first-page":"57","volume-title":"International symposium on low power electronics and design","author":"R Panwar","year":"1995","unstructured":"Panwar R, Rennels D (1995) Reducing the frequency of tag compares for low power I-cache design. In: International symposium on low power electronics and design, pp 57\u201362"},{"key":"694_CR16","first-page":"113","volume-title":"ISSS\u201901: international symposium on system synthesis","author":"P Petrov","year":"2001","unstructured":"Petrov P, Orailoglu A (2001) Data cache energy minimizations through programmable tag size matching to the applications. In: ISSS\u201901: international symposium on system synthesis, Montreal, Oct 2001, pp 113\u2013117"},{"key":"694_CR17","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MICRO.2001.991105","volume-title":"Proceedings of the 34th international symposium on micro architecture","author":"MD Powell","year":"2001","unstructured":"Powell MD, Agarwal A, Vijaykumar TN, Falsafi B, Roy K (2001) Reducing set-associative cache energy via way-prediction and selective direct-mapping. In: Proceedings of the 34th international symposium on micro architecture, pp 54\u201365"},{"key":"694_CR18","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/ICSCN.2008.4447179","volume-title":"IEEE international conference on signal processing, communications and networking","author":"BK Raveendran","year":"2008","unstructured":"Raveendran BK, Sudarshan TSB, Patil A, Randive K, Gurunarayanan S (2008) Predictive placement scheme in set-associative cache for energy efficient embedded systems. In: IEEE international conference on signal processing, communications and networking, Jan 2008, pp 152\u2013157"},{"key":"694_CR19","volume-title":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","author":"M Rawlins","year":"2010","unstructured":"Rawlins M, Gordon-Ross A (2010) Lightweight runtime control flow analysis for adaptive loop caching. In: Proceedings of the 20th symposium on Great lakes symposium on VLSI"},{"key":"694_CR20","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/MICRO.1998.742787","volume-title":"Proceedings of the 31st annual ACM\/IEEE international symposium on micro architecture","author":"K Skadron","year":"1998","unstructured":"Skadron K, Ahuja PS, Martonosi M, Clark DW (1998) Improving prediction for procedure returns with return-address-stack repair mechanisms. In: Proceedings of the 31st annual ACM\/IEEE international symposium on micro architecture, pp 259\u2013271"},{"key":"694_CR21","first-page":"306","volume-title":"Proceedings of the 28th annual Hawaii international conference on system sciences","author":"C-L Su","year":"1995","unstructured":"Su C-L, Despain AM (1995) Cache designs for energy efficiency. In: Proceedings of the 28th annual Hawaii international conference on system sciences, Jan 1995, pp 306\u2013315"},{"key":"694_CR22","series-title":"LNCS","first-page":"182","volume-title":"SAMOS 2005","author":"DC Suresh","year":"2005","unstructured":"Suresh DC, Najjar WA, Yang J (2005) Power efficient instruction caches for embedded systems. In: SAMOS 2005. LNCS, vol 3553, pp 182\u2013191"},{"key":"694_CR23","unstructured":"Tarjan D, Thoziyoor S, Jouppi NP (2006) CACTI 4.0. HP Laboratories, Palo Alto, June 2006"},{"key":"694_CR24","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/RSP.2005.20","volume-title":"Proceedings of the 16th international workshop on rapid system prototyping (RSP\u201905)","author":"K Vivekanandarajah","year":"2005","unstructured":"Vivekanandarajah K, Srikanthan T (2005) Custom instruction filter cache synthesis for low-power embedded systems. In: Proceedings of the 16th international workshop on rapid system prototyping (RSP\u201905), pp 151\u2013157"},{"key":"694_CR25","first-page":"607","volume-title":"Proceedings of the EUROMICRO systems on Digital System Design (DSD\u201904)","author":"K Vivekanandarajah","year":"2004","unstructured":"Vivekanandarajah K, Srikanthan T, Bhattacharyya S (2004) Dynamic filter cache for low power instruction memory hierarchy. In: Proceedings of the EUROMICRO systems on Digital System Design (DSD\u201904), pp 607\u2013610"},{"key":"694_CR26","doi-asserted-by":"crossref","first-page":"837","DOI":"10.1109\/EDSSC.2007.4450256","volume-title":"Proceedings of electron devices and solid-state circuits, IEEE 2007","author":"M Yang","year":"2007","unstructured":"Yang M, Yu L (2007) Tag compression for low power in instruction caches. In: Proceedings of electron devices and solid-state circuits, IEEE 2007, Dec 2007, pp 837\u2013840"},{"key":"694_CR27","first-page":"367","volume-title":"Proceedings of the ISLPED\u201907, ACM 2007","author":"M Zhang","year":"2007","unstructured":"Zhang M, Chang X, Zhang G (2007) Reducing cache energy consumption by tag encoding in embedded processors. In: Proceedings of the ISLPED\u201907, ACM 2007, August 2007, pp 367\u2013370"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0694-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-011-0694-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0694-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T06:24:05Z","timestamp":1559370245000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-011-0694-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,28]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["694"],"URL":"https:\/\/doi.org\/10.1007\/s11227-011-0694-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9,28]]}}}