{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,21]],"date-time":"2024-07-21T13:15:19Z","timestamp":1721567719379},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1007\/s11227-011-0734-x","type":"journal-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T12:54:17Z","timestamp":1328014457000},"page":"484-495","source":"Crossref","is-referenced-by-count":2,"title":["Revisiting reorder buffer architecture for next generation high performance computing"],"prefix":"10.1007","volume":"65","author":[{"given":"Min","family":"Choi","sequence":"first","affiliation":[]},{"given":"Jong Hyuk","family":"Park","sequence":"additional","affiliation":[]},{"given":"Young-Sik","family":"Jeong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,2,1]]},"reference":[{"key":"734_CR1","volume-title":"The proceedings of the IEEE international symposium on computer architecture (ISCA)","author":"D Folegnani","year":"2001","unstructured":"Folegnani D, Gonzalez A (2001) Energy-effective issue logic. In: The proceedings of the IEEE international symposium on computer architecture (ISCA)"},{"key":"734_CR2","doi-asserted-by":"crossref","unstructured":"Nan H, Kim KK, Wang W, Choi K (2011) Dynamic voltage and frequency scaling for power-constrained design using process voltage and temperature sensor circuits. J Inf Process Syst 7(1)","DOI":"10.3745\/JIPS.2011.7.1.093"},{"key":"734_CR3","unstructured":"\u00c5sberg M, Nolte T, Pettersson P Prototyping and code synthesis of hierarchically scheduled systems using TIMES. J Converg 1(1):75\u201384"},{"key":"734_CR4","doi-asserted-by":"crossref","unstructured":"Sathappan OL, Chitra P, Venkatesh P, Prabhu M Modified genetic algorithm for multiobjective task scheduling on heterogeneous computing system. Int J Inf Technol, Commun Converg 1(2):146\u2013158","DOI":"10.1504\/IJITCC.2011.039282"},{"key":"734_CR5","doi-asserted-by":"crossref","unstructured":"Ye Y, Li X, Wu B, Li Y A comparative study of feature weighting methods for document co-clustering. Int J Inf Technol, Commun Converg 1(2):206\u2013220","DOI":"10.1504\/IJITCC.2011.039286"},{"key":"734_CR6","unstructured":"Fisher JD (2009) Design and implementation of low power reorder buffer. Dissertation of University of Texas at San Antonio, 77 p"},{"key":"734_CR7","series-title":"IEEE micro","volume-title":"Kilo-instruction processors: overcoming the memory wall","author":"A Cristal","year":"2005","unstructured":"Cristal A, Santana O, Cazorla F, Galluzzi M, Ramirez T, Pericas M, Valero M (2005) Kilo-instruction processors: overcoming the memory wall. IEEE micro"},{"key":"734_CR8","volume-title":"Proceedings of the international symposium on high-performance computer architecture (HPCA)","author":"N Kirman","year":"2005","unstructured":"Kirman N, Kirman M, Chaudhuri M, Martinez J (2005) Checkpointed early load retirement. In: Proceedings of the international symposium on high-performance computer architecture (HPCA)"},{"key":"734_CR9","volume-title":"Proceedings of the IEEE international symposium on microarchitecture (MICRO)","author":"J Martinez","year":"2002","unstructured":"Martinez J, Renau J, Huang M, Prvulovic M, Torrellas J (2002) Cherry: Checkpointed early resource recycling in our-of-order microprocessors. In: Proceedings of the IEEE international symposium on microarchitecture (MICRO)"},{"key":"734_CR10","volume-title":"Proceedings of the ACM international conference on supercomputing (ICS)","author":"J Dundas","year":"1997","unstructured":"Dundas J, Mudge T (1997) Improving data cache performance by pre-executing instructions under a cache miss. In: Proceedings of the ACM international conference on supercomputing (ICS), July 1997"},{"key":"734_CR11","first-page":"129","volume-title":"Proceedings of the IEEE international symposium on high performance computer architecture (HPCA)","author":"O Mutlu","year":"2003","unstructured":"Mutlu O, Stark J, Wilkerson C, Patt YN (2003) Runahead execution: An alternative to very large instruction windows for out-of-order processors. In: Proceedings of the IEEE international symposium on high performance computer architecture (HPCA), February 2003, pp 129\u2013140"},{"key":"734_CR12","volume-title":"International conference on computer design (ICCD)","author":"G Kucuk","year":"2003","unstructured":"Kucuk G, Ergin O, Ponomarev D, Ghose K (2003) Distributed reorder buffer schemes for low power. In: International conference on computer design (ICCD)"},{"key":"734_CR13","volume-title":"Implementation of precise interrupts in pipelined processors. The anatomy of a microprocessor: A system perspective","author":"JE Smith","year":"1985","unstructured":"Smith JE (1985) Implementation of precise interrupts in pipelined processors. The anatomy of a microprocessor: A system perspective. IEEE CS Press, Los Alamitos"},{"key":"734_CR14","volume-title":"International symposium on high performance computer architecture (HPCA)","author":"JA Brown","year":"2011","unstructured":"Brown JA, Porter L, Tullsen DM (2011) Fast thread migration via cache working set prediction. In: International symposium on high performance computer architecture (HPCA)"},{"key":"734_CR15","volume-title":"International symposium on high performance computer architecture (HPCA)","author":"M Mehrara","year":"2011","unstructured":"Mehrara M, Hsu PC, Samadi M, Mahlke S (2011) Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism. In: International symposium on high performance computer architecture (HPCA)"},{"key":"734_CR16","series-title":"IEEE micro","volume-title":"The design space of register renaming techniques","author":"D Sima","year":"2000","unstructured":"Sima D (2000) The design space of register renaming techniques. IEEE micro"},{"key":"734_CR17","doi-asserted-by":"crossref","unstructured":"Obaidat MS, Dhurandher SK, Gupta D, Gupta N, Asthana A (2010) DEESR, dynamic energy efficient and secure routing protocol for wireless sensor networks in urban environments. J Inf Process 6(3)","DOI":"10.3745\/JIPS.2010.6.3.269"},{"key":"734_CR18","unstructured":"Jerbi K, Wipliez M, Raulet M, Babel M, D\u00e9forges O, Abid M Automatic method for efficient hardware implementation from RVC-CAL dataflow: A LAR coder baseline case study. J Converg 1(1):85\u201392"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0734-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-011-0734-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-011-0734-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,23]],"date-time":"2019-06-23T02:34:08Z","timestamp":1561257248000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-011-0734-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,1]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,8]]}},"alternative-id":["734"],"URL":"https:\/\/doi.org\/10.1007\/s11227-011-0734-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2,1]]}}}