{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T15:19:52Z","timestamp":1670253592008},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1007\/s11227-012-0810-x","type":"journal-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T08:26:24Z","timestamp":1343723184000},"page":"1404-1424","source":"Crossref","is-referenced-by-count":16,"title":["A star network approach in heterogeneous multiprocessors system on chip"],"prefix":"10.1007","volume":"62","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junneng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aili","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,8,1]]},"reference":[{"issue":"1","key":"810_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm[J]. Computer 35(1):70\u201378","journal-title":"Computer"},{"issue":"10","key":"810_CR2","doi-asserted-by":"crossref","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","volume":"27","author":"W Wolf","year":"2008","unstructured":"Wolf W, Jerraya AA, Martin G (2008) Multiprocessor system-on-chip (MPSoC) technology[J]. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(10):1701\u20131713","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"810_CR3","volume-title":"Proceedings of the 38th annual design automation conference","author":"JD William","year":"2001","unstructured":"William JD, Brian T (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th annual design automation conference, Las Vegas, Nevada, United States. ACM, New York"},{"issue":"1","key":"810_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip[J]. ACM Comput Surv 38(1):1","journal-title":"ACM Comput Surv"},{"key":"810_CR5","doi-asserted-by":"crossref","first-page":"274","DOI":"10.1109\/DAC.2006.229245","volume-title":"Design automation conference, 2006 43rd ACM\/IEEE","author":"G Martin","year":"2006","unstructured":"Martin G (2006) Overview of the MPSoC design challenge. In: Design automation conference, 2006 43rd ACM\/IEEE, San Francisco, CA. IEEE Press, New York, pp 274\u2013279"},{"key":"810_CR6","first-page":"1","volume-title":"A survey of research and practices of network-on-chip","author":"B Tobias","year":"2006","unstructured":"Tobias B, Shankar M (2006) A survey of research and practices of network-on-chip. ACM, New York, p 1"},{"key":"810_CR7","volume-title":"Proceedings of the 44th annual design automation conference","author":"B Shekhar","year":"2007","unstructured":"Shekhar B (2007) Thousand core chips: a technology perspective. In: Proceedings of the 44th annual design automation conference, San Diego, CA. ACM, New York"},{"key":"810_CR8","first-page":"1","volume-title":"Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes","author":"C Kuei-Chung","year":"2008","unstructured":"Kuei-Chung C, Jih-Sheng S, Tien-Fu C (2008) Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes. ACM, New York, pp 1\u201331"},{"key":"810_CR9","volume-title":"Proceedings of the 19th IEEE international parallel and distributed processing symposium (IPDPS\u201905), workshop 3","author":"TW Pascal","year":"2005","unstructured":"Pascal TW, Gerard JMS, Gerard KR, Lodewijk TS (2005) An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proceedings of the 19th IEEE international parallel and distributed processing symposium (IPDPS\u201905), workshop 3, vol 04. IEEE Comput Soc, Los Alamitos"},{"key":"810_CR10","volume-title":"Proceedings of the 16th international conference on parallel architecture and compilation techniques","author":"P Miquel","year":"2007","unstructured":"Miquel P, Adrian C, Francisco JC, Ruben G et al (2007) A flexible heterogeneous multi-core architecture. In: Proceedings of the 16th international conference on parallel architecture and compilation techniques. IEEE Comput Soc, Los Alamitos"},{"issue":"1","key":"810_CR11","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/TVLSI.2007.891091","volume":"15","author":"R Lu","year":"2007","unstructured":"Lu R, Cao A, Koh C-K, A-bus SAMB (2007) A high performance bus architecture for system-on-chips,[J]. IEEE Trans Very Large Scale Integr Syst 15(1):69\u201379","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"810_CR12","first-page":"372","volume-title":"IEEE int symp circuits syst","author":"E Salminen","year":"2002","unstructured":"Salminen E, Lahtinen V, Kuusilinna K, Hamalainen T (2002) Overview of bus-based system-on-chip interconnections. In: IEEE int symp circuits syst, pp 372\u2013375"},{"key":"810_CR13","first-page":"623","volume-title":"IEEE integrated circuits conference","author":"B Cordan","year":"1999","unstructured":"Cordan B (1999) An efficient bus architecture for system-on-chip design. In: IEEE integrated circuits conference, pp 623\u2013626"},{"key":"810_CR14","first-page":"185","volume-title":"HIBI communication network for system-on-chip","author":"S Erno","year":"2006","unstructured":"Erno S, Tero K, Timo DH et al (2006) HIBI communication network for system-on-chip. Kluwer Academic, Norwell, pp 185\u2013205"},{"key":"810_CR15","volume-title":"Proceedings of the 38th annual design automation conference","author":"L Kanishka","year":"2001","unstructured":"Kanishka L, Anand R, Ganesh L (2001) LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs. In: Proceedings of the 38th annual design automation conference, Las Vegas, Nevada, USA. ACM, New York"},{"key":"810_CR16","volume-title":"Proceedings of the 4th international symposium on advanced research in asynchronous circuits and systems","author":"WJ Bainbridge","year":"1998","unstructured":"Bainbridge WJ, Furber SB (1998) Asynchronous macrocell interconnect using MARBLE. In: Proceedings of the 4th international symposium on advanced research in asynchronous circuits and systems. IEEE Comput Soc, Los Alamitos"},{"issue":"3","key":"810_CR17","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2006.49","volume":"26","author":"M Kistler","year":"2006","unstructured":"Kistler M, Perrone M, Petrini F (2006) Cell multiprocessor communication network: built for speed[J]. IEEE MICRO 26(3):10\u201323","journal-title":"IEEE MICRO"},{"issue":"5","key":"810_CR18","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A, Borkar N et al (2007) A 5-GHz mesh interconnect for a teraflops processor[J]. IEEE MICRO 27(5):51\u201361","journal-title":"IEEE MICRO"},{"issue":"5","key":"810_CR19","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1016\/j.micpro.2010.09.009","volume":"35","author":"S-H Chou","year":"2011","unstructured":"Chou S-H, Chena C-C, Wena C-N, Chena T-F et al (2011) Hierarchical circuit-switched NoC for multicore video processing [J]. Microprocess Microsyst 35(5):182\u2013199 (Special issue on network-on-chip architectures and design methodologies)","journal-title":"Microprocess Microsyst"},{"key":"810_CR20","volume-title":"Proceedings of the 38th annual design automation conference","author":"W Drew","year":"2001","unstructured":"Drew W (2001) Micronetwork-based integration for SOCs: 673. In: Proceedings of the 38th annual design automation conference, Las Vegas, Nevada, USA. ACM, New York"},{"key":"810_CR21","volume-title":"Proc of MPSoC symp","author":"A Fanet","year":"2005","unstructured":"Fanet A (2005) NoC: the arch key of IP integration methodology. In: Proc of MPSoC symp"},{"key":"810_CR22","volume-title":"ESL design and verification: a prescription for electronic system level methodology","author":"B Bailey","year":"2007","unstructured":"Bailey B, Martin G, Piziali A (2007) In: ESL design and verification: a prescription for electronic system level methodology, San Francisco, CA. Kaufmann, Los Altos"},{"key":"810_CR23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IPDPS.2009.5161225","volume-title":"IEEE international symposium on parallel & distributed processing, 2009 (IPDPS 2009)","author":"VM Tuan","year":"2009","unstructured":"Tuan VM, Katsura N, Matsutani H, Amano H (2009) Evaluation of a multicore reconfigurable architecture with variable core sizes. In: IEEE international symposium on parallel & distributed processing, 2009 (IPDPS 2009), pp 1\u20138"},{"key":"810_CR24","first-page":"357","volume-title":"International conference on field-programmable technology, 2007 (ICFPT 2007)","author":"T Vu Manh","year":"2007","unstructured":"Vu Manh T, Amano H (2007) A mapping method for multi-process execution on dynamically reconfigurable processors. In: International conference on field-programmable technology, 2007 (ICFPT 2007), pp 357\u2013360"},{"key":"810_CR25","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1109\/FPL.2005.1515777","volume-title":"14th int conf on field programmable logic and applications (FPL)","author":"R Hecht","year":"2005","unstructured":"Hecht R, Kubisch S, Herrholtz A, Timmermann D (2005) Dynamic reconfiguration with hardwired networks-on-chip on future FPGAs. In: 14th int conf on field programmable logic and applications (FPL), pp 527\u2013530"},{"key":"810_CR26","first-page":"414","volume-title":"\u00c6thereal network on chip: concepts, architectures, and implementations","author":"G Kees","year":"2005","unstructured":"Kees G, John D, Andrei R (2005) In: \u00c6thereal network on chip: concepts, architectures, and implementations. IEEE Comput Soc, Los Alamitos, pp 414\u2013421"},{"key":"810_CR27","volume-title":"Proceedings of the first international symposium on networks-on-chip","author":"G Roman","year":"2007","unstructured":"Roman G, Israel C, Idit K (2007) NoC-based FPGA: architecture and routing. In: Proceedings of the first international symposium on networks-on-chip. IEEE Comput Soc, Los Alamitos"},{"key":"810_CR28","unstructured":"Muhammad ESE, Abdelhafidh B A hardwired NoC infrastructure for embedded systems on FPGAs. Elsevier, Amsterdam, pp 200\u2013216"},{"key":"810_CR29","doi-asserted-by":"crossref","first-page":"940","DOI":"10.1109\/CCECE.2007.240","volume-title":"IEEE Canadian conf on electrical and computer engineering","author":"H Elmiligi","year":"2007","unstructured":"Elmiligi H, El-Kharashi M, Gebali F (2007) Introducing OperaNP: a reconfigurable NoC-based platform. In: IEEE Canadian conf on electrical and computer engineering, pp 940\u2013943"},{"key":"810_CR30","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1145\/2000064.2000096","volume-title":"Proceedings of the 38th annual international symposium on computer architecture","author":"B Fu","year":"2011","unstructured":"Fu B, Han Y, Ma J, Li H et al (2011) An abacus turn model for time\/space-efficient reconfigurable routing. In: Proceedings of the 38th annual international symposium on computer architecture, San Jose, CA, USA. ACM, New York, pp 259\u2013270"},{"key":"810_CR31","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1145\/2000064.2000113","volume-title":"Proceedings of the 38th annual international symposium on computer architecture","author":"S Ma","year":"2011","unstructured":"Ma S, Jerger NE, Wang Z (2011) DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: Proceedings of the 38th annual international symposium on computer architecture. ACM, New York, pp 413\u2013424"},{"key":"810_CR32","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1145\/2000064.2000111","volume-title":"Proceedings of the 38th annual international symposium on computer architecture","author":"AK Mishra","year":"2011","unstructured":"Mishra AK, Vijaykrishnan N, Das CR (2011) A case for heterogeneous on-chip interconnects for CMPs. In: Proceedings of the 38th annual international symposium on computer architecture. San Jose, CA, USA. ACM, New York, pp 389\u2013400"},{"key":"810_CR33","volume-title":"Proceeding of norchip conference","author":"H Samuelsson","year":"2004","unstructured":"Samuelsson H, Kumar S (2004) Ring road NoC architecture. In: Proceeding of norchip conference"},{"key":"810_CR34","volume-title":"Proceedings of IASTED international conference","author":"D Siguenza-Tortosa","year":"2002","unstructured":"Siguenza-Tortosa D, Nurmi J (2002) Proteo: a new approach to network-on-chip. In: Proceedings of IASTED international conference"},{"key":"810_CR35","first-page":"2","volume-title":"Torus ring: improving performance of interconnection network by modifying hierarchical ring","author":"K Jong Wook","year":"2007","unstructured":"Jong Wook K, Chu Shik J (2007) Torus ring: improving performance of interconnection network by modifying hierarchical ring. Elsevier, Amsterdam, pp 2\u201320"},{"key":"810_CR36","volume-title":"Proceedings of the first international symposium on networks-on-chip","author":"S Bourduas","year":"2007","unstructured":"Bourduas S, Zilic Z (2007) A hybrid ring\/mesh interconnect for network-on-chip using hierarchical rings for global routing. In: Proceedings of the first international symposium on networks-on-chip. IEEE Comput Soc, Los Alamitos"},{"key":"810_CR37","volume-title":"Proceedings of the 46th annual design automation conference","author":"C-C Chen","year":"2009","unstructured":"Chen C-C, Wen C-N, Chan Y-C, Chen T-F, Wang C-C, Wang J-S (2009) No cache-coherence: a\u00a0single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips. In: Proceedings of the 46th annual design automation conference, San Francisco, CA. ACM, New York"},{"key":"810_CR38","volume-title":"Proceedings of the 2007 IEEE\/ACM international conference on computer-aided design","author":"MAA Faruque","year":"2007","unstructured":"Faruque MAA, Ebi T, Henkel J (2007) Run-time adaptive on-chip communication scheme. In: Proceedings of the 2007 IEEE\/ACM international conference on computer-aided design, San Jose, CA. IEEE Press, New York"},{"issue":"6","key":"810_CR39","first-page":"1265","volume":"39","author":"C Wang","year":"2011","unstructured":"Wang C, Zhang H, Zhou X, Ma H (2011) A study on cache mechanism in heterogeneous memory system[J]. Acta Electron Sin 39(6):1265\u20131271","journal-title":"Acta Electron Sin"},{"key":"810_CR40","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/AINA.2010.108","volume-title":"2010 24th IEEE international conference on advanced information networking and applications (AINA)","author":"L Zheng","year":"2010","unstructured":"Zheng L, Jueping C, Ming D, Lei Y et al (2010) Hybrid communication reconfigurable network on chip for MPSoC. In: 2010 24th IEEE international conference on advanced information networking and applications (AINA), Perth, WA, pp 356\u2013361"},{"key":"810_CR41","first-page":"1","volume-title":"2010 IEEE international symposium on parallel & distributed processing, workshops and Phd forum (IPDPSW)","author":"D Gohringer","year":"2010","unstructured":"Gohringer D, Becker J (2010) High performance reconfigurable multi-processor-based computing on FPGAs. In: 2010 IEEE international symposium on parallel & distributed processing, workshops and Phd forum (IPDPSW), Atlanta, GA, pp 1\u20134"},{"key":"810_CR42","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/ISPA.2011.40","volume-title":"2011 IEEE 9th international symposium on parallel and distributed processing with applications (ISPA)","author":"C Wang","year":"2011","unstructured":"Wang C, Zhang J, Zhou X, Feng X et al (2011) A flexible high speed star network based on peer to peer links on FPGA. In: 2011 IEEE 9th international symposium on parallel and distributed processing with applications (ISPA), pp 107\u2013112"},{"key":"810_CR43","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1007\/978-3-642-28365-9_35","volume-title":"Proceedings of the 8th international conference on reconfigurable computing: architectures, tools and applications","author":"C Wang","year":"2012","unstructured":"Wang C, Li X, Zhou X, Feng X (2012) CRAIS: a crossbar based adaptive interconnection scheme. In: Proceedings of the 8th international conference on reconfigurable computing: architectures, tools and applications, Hong Kong, China. Springer, Berlin, pp 379\u2013384"},{"key":"810_CR44","volume-title":"Proceedings of the 19th ACM\/SIGDA international symposium on field programmable gate arrays","author":"ES Chung","year":"2011","unstructured":"Chung ES, Hoe JC, Mai K (2011) CoRAM: an in-fabric memory architecture for FPGA-based computing. In: Proceedings of the 19th ACM\/SIGDA international symposium on field programmable gate arrays, Monterey, CA, USA. ACM, New York"},{"key":"810_CR45","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1145\/2000064.2000097","volume-title":"Proceedings of the 38th annual international symposium on computer architecture","author":"A Carpenter","year":"2011","unstructured":"Carpenter A, Hu J, Xu J, Huang M et al (2011) A case for globally shared-medium on-chip interconnect. In: Proceedings of the 38th annual international symposium on computer architecture. ACM, New York, pp 271\u2013282"},{"key":"810_CR46","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/SCC.2011.26","volume-title":"Proceedings of the 2011 IEEE international conference on services computing","author":"C Wang","year":"2011","unstructured":"Wang C, Zhang J, Zhou X, Feng X et al (2011) SOMP: service-oriented multi processors. In: Proceedings of the 2011 IEEE international conference on services computing. IEEE Comput Soc, Los Alamitos, pp 709\u2013716"},{"key":"810_CR47","unstructured":"Rosinger H-P (2004) Connecting customized IP to the MicroBlaze soft processor using the fast simplex link (FSL) channel. Xilinx Inc"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-012-0810-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-012-0810-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-012-0810-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,24]],"date-time":"2022-01-24T22:55:13Z","timestamp":1643064913000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-012-0810-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8,1]]},"references-count":47,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["810"],"URL":"https:\/\/doi.org\/10.1007\/s11227-012-0810-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8,1]]}}}