{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:28Z","timestamp":1759147108956},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,1,24]],"date-time":"2013-01-24T00:00:00Z","timestamp":1358985600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1007\/s11227-012-0859-6","type":"journal-article","created":{"date-parts":[[2013,1,23]],"date-time":"2013-01-23T14:10:11Z","timestamp":1358950211000},"page":"548-579","source":"Crossref","is-referenced-by-count":8,"title":["Replacement techniques for dynamic NUCA cache designs on CMPs"],"prefix":"10.1007","volume":"64","author":[{"given":"Javier","family":"Lira","sequence":"first","affiliation":[]},{"given":"Carlos","family":"Molina","sequence":"additional","affiliation":[]},{"given":"Ryan N.","family":"Rakvic","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,1,24]]},"reference":[{"key":"859_CR1","volume-title":"Records of the international workshop on memory technology, design and testing","author":"J Alghazo","year":"2004","unstructured":"Alghazo J, Akaaboune A, Botros N (2004) Sf-lru cache replacement algorithm. In: Records of the international workshop on memory technology, design and testing"},{"key":"859_CR2","volume-title":"Proc of the workshop on memory performance: dealing with applications, systems and architecture","author":"A Bardine","year":"2007","unstructured":"Bardine A, Foglia P, Gabrielli G, Prete CA (2007) Analysis of static and dynamic energy consumption in nuca caches: initial results. In: Proc of the workshop on memory performance: dealing with applications, systems and architecture"},{"key":"859_CR3","volume-title":"Proc of the 37th international symposium on microarchitecture","author":"BM Beckmann","year":"2004","unstructured":"Beckmann BM, Wood DA (2004) Managing wire delay in large chip-multiprocessor caches. In: Proc of the 37th international symposium on microarchitecture"},{"key":"859_CR4","doi-asserted-by":"crossref","unstructured":"Belady LA (1966) A study of replacement algorithms for virtual-storage computer. IBM Syst J 5(2)","DOI":"10.1147\/sj.52.0078"},{"key":"859_CR5","volume-title":"Proc of the 15th international symposium on high-performance computer architecture","author":"M Chaudhuri","year":"2009","unstructured":"Chaudhuri M (2009) Pagenuca: selected policies for page-grain locality management in large shared chip-multiprocessors. In: Proc of the 15th international symposium on high-performance computer architecture"},{"key":"859_CR6","volume-title":"Proc of the 36th international symposium on microarchitecture, MICRO-36","author":"Z Chishti","year":"2003","unstructured":"Chishti Z, Powell MD, Vijaykumar TN (2003) Distance associativity for high-performance energy-efficient non-uniform cache architectures. In: Proc of the 36th international symposium on microarchitecture, MICRO-36"},{"key":"859_CR7","volume-title":"Proc of the 46th design automation conference","author":"S Chou","year":"2009","unstructured":"Chou S, Chen C, Wen C, Chan Y, Chen T, Wang C, Wang J (2009) No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips. In: Proc of the 46th design automation conference"},{"key":"859_CR8","volume-title":"Proc of the international symposium on low power electronics and design","author":"J Cong","year":"2012","unstructured":"Cong J, Ghodrat MA, Gill M, Liu C, Reinman G (2012) BiN: a buffer-in-NUCA scheme for accelerator-rich CMPs. In: Proc of the international symposium on low power electronics and design"},{"key":"859_CR9","doi-asserted-by":"crossref","unstructured":"Dybdahl H, Stenstr\u00f6m P, Natvig L (2007) An lru-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches. Comput Archit News 35","DOI":"10.1145\/1327312.1327320"},{"key":"859_CR10","volume-title":"Proc of the 22nd intl conference on computer design","author":"E Grochowski","year":"2004","unstructured":"Grochowski E, Ronen R, Shen J, Wang H (2004) Best of both latency and throughput. In: Proc of the 22nd intl conference on computer design"},{"key":"859_CR11","volume-title":"Proc of the 4th intl conference on high performance and embedded architectures","author":"M Hammoud","year":"2009","unstructured":"Hammoud M, Cho S, Melhem R (2009) Acm: an efficient approach for managing shared caches in chip multiprocessors. In: Proc of the 4th intl conference on high performance and embedded architectures"},{"key":"859_CR12","volume-title":"Proc of the 36th international symposium on computer architecture","author":"N Hardavellas","year":"2009","unstructured":"Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2009) Reactive nuca: near-optimal block placement and replication in distributed caches. In: Proc of the 36th international symposium on computer architecture"},{"key":"859_CR13","volume-title":"Proc of the 19th ACM international conference on supercomputing","author":"J Huh","year":"2005","unstructured":"Huh J, Kim C, Shafi H, Zhang L, Burger D, Keckler SW (2005) A nuca substrate for flexible cmp cache sharing. In: Proc of the 19th ACM international conference on supercomputing"},{"key":"859_CR14","volume-title":"Proc of the 17th annual international symposium on computer architecture","author":"NP Jouppi","year":"1990","unstructured":"Jouppi NP (1990) Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: Proc of the 17th annual international symposium on computer architecture"},{"key":"859_CR15","volume-title":"Proc of the 21st edition of the great lakes symposium on Great Lakes symposium on VLSI","author":"J Jung","year":"2011","unstructured":"Jung J, Kang K, Kyung CM (2011) Latency-aware utility-based NUCA cache partitioning in 3D-stacked multi-processor systems. In: Proc of the 21st edition of the great lakes symposium on Great Lakes symposium on VLSI"},{"key":"859_CR16","volume-title":"Proc of the international conference on supercomputing","author":"M Kandemir","year":"2008","unstructured":"Kandemir M, Li F, Irwin MJ, Son SW (2008) A novel migration-based nuca design for chip multiprocessors. In: Proc of the international conference on supercomputing"},{"key":"859_CR17","volume-title":"Proc of the 19th IFIP\/IEEE international conference on very large scale integration","author":"A Khan","year":"2011","unstructured":"Khan A, Kang K, Kyung CM (2011) Exploiting maximum throughput in 3D multicore architectures with stacked NUCA cache. In: Proc of the 19th IFIP\/IEEE international conference on very large scale integration"},{"key":"859_CR18","volume-title":"Proc of the 23rd international conference on computer design","author":"M Kharbutli","year":"2005","unstructured":"Kharbutli M, Solihin Y (2005) Counter-based cache replacement algorithms. In: Proc of the 23rd international conference on computer design"},{"key":"859_CR19","volume-title":"Proc of the 10th intl conf on architectural support for programming languages and operating systems","author":"C Kim","year":"2002","unstructured":"Kim C, Burger D, Keckler SW (2002) An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: Proc of the 10th intl conf on architectural support for programming languages and operating systems"},{"key":"859_CR20","volume-title":"Proc of the 15th international Euro-Par conference (Euro-Par)","author":"J Lira","year":"2009","unstructured":"Lira J, Molina C, Gonz\u00e1lez A (2009) Last bank: dealing with address reuse in non-uniform cache architecture for cmps. In: Proc of the 15th international Euro-Par conference (Euro-Par)"},{"key":"859_CR21","volume-title":"Proc of the 25th IEEE international parallel and distributed processing symposium (IPDPS)","author":"J Lira","year":"2011","unstructured":"Lira J, Molina C, Gonz\u00e1lez A (2011) Hk-nuca: boosting data searches in dynamic non-uniform cache architectures for chip multiprocessors. In: Proc of the 25th IEEE international parallel and distributed processing symposium (IPDPS)"},{"key":"859_CR22","volume-title":"Proc of the 18th annual international conference on high performance computing (HiPC\u201911)","author":"J Lira","year":"2011","unstructured":"Lira J, Molina C, Brooks D, Gonz\u00e1lez A (2011) Implementing a hybrid sram\/edram nuca architecture. In: Proc of the 18th annual international conference on high performance computing (HiPC\u201911)"},{"issue":"2","key":"859_CR23","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson PS, Christensson M, Eskilson J, Forsgren D, Hallberg G, H\u00f6gberg J, Larsson F, Moestedt A, Werner B (2002) Simics: a full system simulator platform. Computer 35(2):50\u201358","journal-title":"Computer"},{"key":"859_CR24","volume-title":"Proc of the 24th IEEE international symposium on parallel and distributed processing","author":"K Malkowski","year":"2010","unstructured":"Malkowski K, Raghavan P, Kandemir MT, Irwin MJ (2010) T-NUCA\u2014a novel approach to non-uniform access latency cache architectures for 3D CMPs. In: Proc of the 24th IEEE international symposium on parallel and distributed processing"},{"key":"859_CR25","doi-asserted-by":"crossref","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (gems) toolset. Comput Archit News","DOI":"10.1145\/1105734.1105747"},{"key":"859_CR26","volume-title":"Proc of the 17th IEEE international symposium on high performance computer architecture","author":"J Merino","year":"2010","unstructured":"Merino J, Puente V, Gregorio JA (2010) ESP-NUCA: a low-cost adaptive non-uniform cache architecture. In: Proc of the 17th IEEE international symposium on high performance computer architecture"},{"key":"859_CR27","unstructured":"Micron (2009) System power calculator. http:\/\/www.micron.com\/"},{"key":"859_CR28","volume-title":"Proc of the 34th international symposium on computer architecture","author":"N Muralimanohar","year":"2007","unstructured":"Muralimanohar N, Balasubramonian R (2007) Interconnect design considerations for large nuca caches. In: Proc of the 34th international symposium on computer architecture"},{"key":"859_CR29","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi NP (2007) Cacti 6.0: A tool to understand large caches. Tech rep, University of Utah and Hewlett Packard Laboratories"},{"key":"859_CR30","volume-title":"Proc of the 40th international symposium on microarchitecture","author":"N Muralimanohar","year":"2007","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi NP (2007) Optimizing nuca organizations and wiring alternatives for large caches with cacti 6.0. In: Proc of the 40th international symposium on microarchitecture"},{"key":"859_CR31","volume-title":"Proc of the 34th international symposium on computer architecture","author":"MK Qureshi","year":"2007","unstructured":"Qureshi MK, Jaleel A, Patt YN (2007) Adaptive insertion policies for high-performance caching. In: Proc of the 34th international symposium on computer architecture"},{"key":"859_CR32","volume-title":"Proc of the 13th international symposium of high-performance computer architecture","author":"MK Qureshi","year":"2007","unstructured":"Qureshi MK, Suleman MA, Patt YN (2007) Line distillation: increasing cache capacity by filtering unused words in cache lines. In: Proc of the 13th international symposium of high-performance computer architecture"},{"key":"859_CR33","unstructured":"Ricci R, Barrus S, Balasubramonian R Leveraging bloom filters for smart search within nuca caches. In: Proc of the 7th workshop on complexity-effective"},{"key":"859_CR34","doi-asserted-by":"crossref","unstructured":"Smith AJ (1982) Cache memories. ACM Comput Surv 14(3)","DOI":"10.1145\/356887.356892"},{"key":"859_CR35","unstructured":"Thoziyoor S, Muralimanohar N, Ahn JH, Jouppi NP (2008) Cacti 5.1. Tech rep, HP"},{"key":"859_CR36","volume-title":"Proc of the 35th international symposium on microarchitecture","author":"HS Wang","year":"2002","unstructured":"Wang HS, Zhu X, Peh LS, Malik S (2002) Orion: a power-performance simulator for interconnection networks. In: Proc of the 35th international symposium on microarchitecture"},{"issue":"4","key":"859_CR37","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MM.2006.79","volume":"26","author":"TF Wenisch","year":"2006","unstructured":"Wenisch TF, Wunderlich RE, Ferdman M, Ailamaki A, Falsafi B, Hoe JC (2006) Simflex: statistical sampling of computer system simulation. IEEE MICRO 26(4):18\u201331","journal-title":"IEEE MICRO"},{"key":"859_CR38","volume-title":"Proc of the 6th international symposium on high-performance computer architecture","author":"W Wong","year":"2000","unstructured":"Wong W, Baer J (2000) Modified lru policies for improving second-level cache behavior. In: Proc of the 6th international symposium on high-performance computer architecture"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-012-0859-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-012-0859-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-012-0859-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,8]],"date-time":"2019-07-08T19:46:51Z","timestamp":1562615211000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-012-0859-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1,24]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,5]]}},"alternative-id":["859"],"URL":"https:\/\/doi.org\/10.1007\/s11227-012-0859-6","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1,24]]}}}