{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T06:07:34Z","timestamp":1709273254213},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,3,7]],"date-time":"2013-03-07T00:00:00Z","timestamp":1362614400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1007\/s11227-013-0900-4","type":"journal-article","created":{"date-parts":[[2013,3,6]],"date-time":"2013-03-06T15:12:42Z","timestamp":1362582762000},"page":"249-261","source":"Crossref","is-referenced-by-count":5,"title":["DP&TB: a coherence filtering protocol for many-core chip multiprocessors"],"prefix":"10.1007","volume":"66","author":[{"given":"Fengkai","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenzhou","family":"Ji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,3,7]]},"reference":[{"key":"900_CR1","first-page":"33","volume-title":"IEEE intl symp on performance analysis of systems and software (ISPASS)","author":"N Agarwal","year":"2009","unstructured":"Agarwal N, Krishna T, Peh L-S, Jha NK (2009) GARNET: a detailed on-chip network model inside a full-system simulator. In: IEEE intl symp on performance analysis of systems and software (ISPASS), pp 33\u201342"},{"key":"900_CR2","first-page":"12","volume-title":"27th intl symp on computer architecture (ISCA)","author":"LA Barroso","year":"2000","unstructured":"Barroso LA, Gharachorloo K, McNamara R, Nowatzyk A, Qadeer S, Sano B, Smith S, Stets R, Verghese B (2000) Piranha: a scalable architecture based on single-chip multiprocessing. In: 27th intl symp on computer architecture (ISCA), pp 12\u201314"},{"key":"900_CR3","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","volume-title":"17th intl conference on parallel architectures and compilation techniques (PACT)","author":"C Bienia","year":"2008","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: characterization and architectural implications. In: 17th intl conference on parallel architectures and compilation techniques (PACT), pp 72\u201381"},{"issue":"2","key":"900_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1\u20137","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"900_CR5","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/ISCA.2005.31","volume-title":"32th intl symp on computer architecture (ISCA)","author":"JF Cantin","year":"2005","unstructured":"Cantin JF, Lipasti MH, Smith JE (2005) Improving multiprocessor performance with coarse-grain coherence tracking. In: 32th intl symp on computer architecture (ISCA), pp 246\u2013257"},{"key":"900_CR6","first-page":"93","volume-title":"38th intl symp on computer architecture (ISCA)","author":"B Cuesta","year":"2011","unstructured":"Cuesta B, Ros A, Gmez EM, Robles A, Duato J (2011) Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks. In: 38th intl symp on computer architecture (ISCA), pp 93\u2013104"},{"key":"900_CR7","first-page":"184","volume-title":"36th intl symp on computer architecture (ISCA)","author":"N Hardavellas","year":"2009","unstructured":"Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2009) Reactive NUCA: near-optimal block placement and replication in distributed caches. In: 36th intl symp on computer architecture (ISCA), pp 184\u2013195"},{"key":"900_CR8","unstructured":"Kalray (2012) First MPPA MANYCORE chip (MPPA256) integrates 256 cores. http:\/\/www.kalray.eu\/products\/mppa-manycore . Accessed 22 May 2012"},{"key":"900_CR9","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/1854273.1854292","volume-title":"19th intl conference on parallel architectures and compilation techniques (PACT)","author":"D Kim","year":"2010","unstructured":"Kim D, Ahn J, Kim J, Huh J (2010) Subspace snooping: filtering snoops with operating system support. In: 19th intl conference on parallel architectures and compilation techniques (PACT), pp 111\u2013122"},{"key":"900_CR10","first-page":"7","volume-title":"Intl workshop on system level interconnect prediction (SLIP)","author":"N Magen","year":"2004","unstructured":"Magen N, Kolodny A, Weiser U, Shamir N (2004) Interconnect power dissipation in a microprocessor. In: Intl workshop on system level interconnect prediction (SLIP), pp 7\u201313"},{"key":"900_CR11","doi-asserted-by":"crossref","unstructured":"Martin MMK (2003) Token coherence. PhD dissertation, University of Wisconsin","DOI":"10.1145\/859618.859640"},{"key":"900_CR12","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/HPCA.2005.17","volume-title":"11th intl symp on high-performance computer architecture (HPCA)","author":"MR Marty","year":"2005","unstructured":"Marty MR, Bingham J, Hill MD, Hu A, Martin MM, Wood DA (2005) Improving multiple CMP systems using token coherence. In: 11th intl symp on high-performance computer architecture (HPCA), pp 328\u2013339"},{"key":"900_CR13","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/ISCA.2005.42","volume-title":"32nd intl symp on computer architecture (ISCA)","author":"A Moshovos","year":"2005","unstructured":"Moshovos A (2005) RegionScout: exploiting coarse grain sharing in snoop-based coherence. In: 32nd intl symp on computer architecture (ISCA), pp 234\u2013245"},{"key":"900_CR14","first-page":"47","volume-title":"41st IEEE\/ACM intl symp on microarchitecture (MICRO)","author":"A Raghavan","year":"2008","unstructured":"Raghavan A, Blundell C, Martin MMK (2008) Token tenure: PATCHing token counting using directory-based cache coherence. In: 41st IEEE\/ACM intl symp on microarchitecture (MICRO), pp\u00a047\u201358"},{"issue":"12","key":"900_CR15","doi-asserted-by":"crossref","first-page":"1779","DOI":"10.1109\/TPDS.2010.43","volume":"21","author":"A Ros","year":"2010","unstructured":"Ros A, Acacio ME, Garca JM (2010) A direct coherence protocol for many-core chip multiprocessors. IEEE Trans Parallel Distrib Syst 21(12):1779\u20131792","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"2","key":"900_CR16","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor MB, Kim J, Miller J, Wentzlaff D, Ghodrat F, Greenwald B, Hoffman H, Lee JW, Johnson P, Lee W, Ma A, Saraf A, Seneski M, Shnidman N, Strumpen V, Frank M, Amarasinghe S, Agarwal A (2002) The raw microprocessor: a computational fabric for software circuits and general purpose programs. IEEE MICRO 22(2):25\u201335","journal-title":"IEEE MICRO"},{"key":"900_CR17","unstructured":"Tilera (2012) Tilera announces latest tile-gx family processors with up to 100 cores. http:\/\/www.tilera.com\/products\/processors\/TILEGx_Family . Accessed 20 May 2012"},{"key":"900_CR18","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/ASPDAC.2012.6165002","volume-title":"17th Asia and South Pacific design automation conference (ASP-DAC)","author":"J Wang","year":"2012","unstructured":"Wang J, Wang D, Wang H, Xue Y (2012) Dynamic reusability-based replication with network address mapping in CMPs. In: 17th Asia and South Pacific design automation conference (ASP-DAC), pp 487\u2013492"},{"key":"900_CR19","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/MICRO.2007.14","volume-title":"40th IEEE\/ACM intl symp on microarchitecture (MICRO)","author":"J Zebchuk","year":"2007","unstructured":"Zebchuk J, Safi E, Moshovos A (2007) A framework for coarse-grain optimizations in the on-chip memory hierarchy. In: 40th IEEE\/ACM intl symp on microarchitecture (MICRO), pp 314\u2013327"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-0900-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-0900-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-0900-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T23:38:40Z","timestamp":1688081920000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-0900-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,7]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["900"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-0900-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,7]]}}}