{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T15:03:13Z","timestamp":1770994993323,"version":"3.50.1"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,4,6]],"date-time":"2013-04-06T00:00:00Z","timestamp":1365206400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1007\/s11227-013-0922-y","type":"journal-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T11:26:53Z","timestamp":1365161213000},"page":"514-538","source":"Crossref","is-referenced-by-count":18,"title":["TM: a new and simple topology for interconnection networks"],"prefix":"10.1007","volume":"66","author":[{"given":"Xinyu","family":"Wang","sequence":"first","affiliation":[]},{"given":"Dong","family":"Xiang","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Yu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,4,6]]},"reference":[{"key":"922_CR1","volume-title":"Designing network-on-chip architectures in the nanoscale era","author":"J Flich","year":"2011","unstructured":"Flich J, Bertozzi D (2011) Designing network-on-chip architectures in the nanoscale era. Chapman and Hall\/CRC, London\/New York"},{"key":"922_CR2","first-page":"30","volume-title":"Proceedings of international symposium on high performance computer architecture","author":"Y Xu","year":"2009","unstructured":"Xu Y, Zhao B, Zhou X, Zhang Y, Yang J (2009) A low-radix and low-diameter 3D interconnection network design. In: Proceedings of international symposium on high performance computer architecture, Oct 2009, pp\u00a030\u201342"},{"key":"922_CR3","volume-title":"Interconnection networks: an engineering approach","author":"J Duato","year":"1997","unstructured":"Duato J, Yalamanchili S, Ni L (1997) Interconnection networks: an engineering approach. IEEE Press, New York"},{"issue":"4","key":"922_CR4","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/12.21149","volume":"38","author":"MR Samatham","year":"1989","unstructured":"Samatham MR, Pradhan DK (1989) The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI. IEEE Trans Comput 38(4):567\u2013581","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"922_CR5","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1002\/net.20096","volume":"47","author":"SY Hsieh","year":"2006","unstructured":"Hsieh SY, Hsiao TT (2006) The k-degree Cayley graph and its topological properties. Networks 47(1):26\u201336","journal-title":"Networks"},{"issue":"3","key":"922_CR6","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1016\/j.compeleceng.2011.11.016","volume":"38","author":"Y Chen","year":"2012","unstructured":"Chen Y, Hu J, Ling X, Huang T (2012) A novel 3D NoC architecture based on De Bruijn graph. J\u00a0Comput Electr Eng 38(3):801\u2013810","journal-title":"J\u00a0Comput Electr Eng"},{"key":"922_CR7","volume-title":"Proceedings of international symposium on high-performance interconnects, hot interconnects IV","author":"SL Scott","year":"1996","unstructured":"Scott SL, Thorson GM (1996) The Cray T3E network: adaptive routing in a high performance 3D torus. In: Proceedings of international symposium on high-performance interconnects, hot interconnects IV"},{"key":"922_CR8","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2004","unstructured":"Dally WJ, Towles B (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco"},{"issue":"2","key":"922_CR9","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1147\/sj.402.0310","volume":"40","author":"FE Allen","year":"2001","unstructured":"Allen FE et al (2001) Blue gene: a vision for protein science using a petaflop supercomputer. IBM Syst J 40(2):310\u2013327","journal-title":"IBM Syst J"},{"issue":"2","key":"922_CR10","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.492.0265","volume":"49","author":"NR Adiga","year":"2005","unstructured":"Adiga NR, Blumrich MA et al (2005) Blue gene\/L torus interconnection network. IBM J Res Dev 49(2):265\u2013276","journal-title":"IBM J Res Dev"},{"issue":"3","key":"922_CR11","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MM.2006.65","volume":"26","author":"R Brightwell","year":"2006","unstructured":"Brightwell R, Pedretti KT, Underwood KD, Hudson T (2006) Seastar interconnect: balanced bandwidth for scalable performance. IEEE MICRO 26(3):41\u201357","journal-title":"IEEE MICRO"},{"issue":"1","key":"922_CR12","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"BS Feero","year":"2009","unstructured":"Feero BS, Pande PP (2009) Networks-on chip in a three-dimensional environment: a performance evaluation. IEEE Trans Comput 58(1):32\u201345","journal-title":"IEEE Trans Comput"},{"key":"922_CR13","volume-title":"Proceedings of international workshop on chip multiprocessor memory systems and interconnects, in conjunction with international symposium on computer architecture","author":"B Grot","year":"2008","unstructured":"Grot B, Keckler SW (2008) Scalable on-chip interconnect topologies. In: Proceedings of international workshop on chip multiprocessor memory systems and interconnects, in conjunction with international symposium on computer architecture, Jun 2008"},{"issue":"4","key":"922_CR14","doi-asserted-by":"crossref","first-page":"19","DOI":"10.4316\/AECE.2012.04003","volume":"12","author":"J Wang","year":"2012","unstructured":"Wang J, Li Y, Li H (2012) A performance analytical strategy for network-on-chip router with input buffer architecture. Adv Electr Comput Eng 12(4):19\u201324","journal-title":"Adv Electr Comput Eng"},{"key":"922_CR15","first-page":"25","volume-title":"Proceedings of IEEE international conference on computer design","author":"M Shin","year":"2011","unstructured":"Shin M, Kim J (2011) Leveraging torus topology with deadlock recovery for cost-efficient on-chip network. In: Proceedings of IEEE international conference on computer design, Oct 2011, pp\u00a025\u201330"},{"issue":"12","key":"922_CR16","doi-asserted-by":"crossref","first-page":"1164","DOI":"10.1016\/j.sysarc.2008.06.002","volume":"54","author":"D Xiang","year":"2008","unstructured":"Xiang D, Zhang Y, Sun J (2008) Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes. J Syst Archit 54(12):1164\u20131178","journal-title":"J Syst Archit"},{"key":"922_CR17","first-page":"4","volume-title":"Proceedings of the 34th international symposium on computer architecture","author":"J Kim","year":"2007","unstructured":"Kim J, Nicopoulos C, Park D, Das R, Xie Y, Narayanan V, Yousif MS, Das C (2007) A novel dimensionally-decomposed router for on-chip communication in 3D architecture. In: Proceedings of the 34th international symposium on computer architecture, pp\u00a04\u201315"},{"issue":"1","key":"922_CR18","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/12.67315","volume":"40","author":"DH Linder","year":"1991","unstructured":"Linder DH, Harden JC (1991) An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes. IEEE Trans Comput 40(1):2\u201312","journal-title":"IEEE Trans Comput"},{"key":"922_CR19","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/TDSC.2009.3","volume":"Jan","author":"D Xiang","year":"2011","unstructured":"Xiang D (2011) Deadlock-free adaptive routing in meshes with fault-tolerance ability using channel overlapping. IEEE Trans Dependable Secure Comput Jan:74\u201388","journal-title":"IEEE Trans Dependable Secure Comput"},{"issue":"5","key":"922_CR20","doi-asserted-by":"crossref","first-page":"800","DOI":"10.1109\/TPDS.2011.145","volume":"23","author":"W Luo","year":"2012","unstructured":"Luo W, Xiang D (2012) An efficient deadlock-free adaptive routing algorithm for torus networks. IEEE Trans Parallel Distrib Syst 23(5):800\u2013808","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"922_CR21","first-page":"280","volume-title":"Proceedings of the 43rd design automation conference","author":"JA Amine","year":"2006","unstructured":"Amine JA, Aimen B, Frederic P (2006) Programming models and HW-SW interfaces abstraction for multi-processor. In: Proceedings of the 43rd design automation conference, pp\u00a0280\u2013285"},{"key":"922_CR22","volume-title":"Proceedings of the design automation conference","author":"WJ Dally","year":"2001","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the design automation conference, Jun 2001"},{"issue":"5","key":"922_CR23","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TC.2008.211","volume":"58","author":"D Xiang","year":"2009","unstructured":"Xiang D, Zhang Y, Pan Y (2009) Practical deadlock-free fault-tolerant routing in meshes based on the planar network fault model. IEEE Trans Comput 58(5):620\u2013633","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"922_CR24","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/TCAD.2010.2066070","volume":"30","author":"D Xiang","year":"2011","unstructured":"Xiang D, Zhang Y (2011) Cost-effective power-aware core testing in NoCs based on a new unicast-based multicast scheme. IEEE Trans Comput-Aided Des Integr Circuits Syst 30(1):135\u2013147","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"6","key":"922_CR25","doi-asserted-by":"crossref","first-page":"809","DOI":"10.1109\/TC.2008.38","volume":"57","author":"G Ascia","year":"2008","unstructured":"Ascia G, Catania V, Palesi M, Patti D (2008) Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Trans Comput 57(6):809\u2013820","journal-title":"IEEE Trans Comput"},{"key":"922_CR26","volume-title":"Proceedings of the international symposium on computer architecture","author":"A Singh","year":"2003","unstructured":"Singh A, Dally WJ, Gupta AK, Towles B (2003) GOAL: a load-balanced adaptive routing algorithm for torus networks. In: Proceedings of the international symposium on computer architecture, May 2003"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-0922-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-0922-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-0922-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:24:09Z","timestamp":1559384649000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-0922-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4,6]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["922"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-0922-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4,6]]}}}