{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T10:52:38Z","timestamp":1648896758450},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,7,26]],"date-time":"2013-07-26T00:00:00Z","timestamp":1374796800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1007\/s11227-013-0990-z","type":"journal-article","created":{"date-parts":[[2013,7,25]],"date-time":"2013-07-25T17:03:00Z","timestamp":1374771780000},"page":"104-130","source":"Crossref","is-referenced-by-count":3,"title":["An analytical method for reliability aware instruction set extension"],"prefix":"10.1007","volume":"67","author":[{"given":"Ali","family":"Azarpeyvand","sequence":"first","affiliation":[]},{"given":"Mostafa E.","family":"Salehi","sequence":"additional","affiliation":[]},{"given":"Sied Mehdi","family":"Fakhraie","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,7,26]]},"reference":[{"key":"990_CR1","doi-asserted-by":"crossref","first-page":"2991","DOI":"10.1109\/ISCAS.2005.1465256","volume-title":"IEEE International Symposium on Circuits and Systems, ISCAS 2005","author":"G Asadi","year":"2005","unstructured":"Asadi G, Tahoori M (2005) An analytical approach for soft error rate estimation in digital circuits. In: IEEE International Symposium on Circuits and Systems, ISCAS 2005, vol\u00a03, pp 2991\u20132994. doi: 10.1109\/ISCAS.2005.1465256"},{"issue":"12","key":"990_CR2","doi-asserted-by":"crossref","first-page":"1320","DOI":"10.1109\/TVLSI.2007.909795","volume":"15","author":"H Asadi","year":"2007","unstructured":"Asadi H, Tahoori M (2007) Analytical techniques for soft error rate modeling and mitigation of fpga-based designs. IEEE Trans Very Large Scale Integr (VLSI) Syst 15(12):1320\u20131331. doi: 10.1109\/TVLSI.2007.909795","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"1","key":"990_CR3","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/TVLSI.2010.2090543","volume":"20","author":"K Atasu","year":"2012","unstructured":"Atasu K, Luk W, Mencer O, Ozturan C, Dundar G (2012) Fish: fast instruction synthesis for custom processors. IEEE Trans Very Large Scale Integr (VLSI) Syst 20(1):52\u201365. doi: 10.1109\/TVLSI.2010.2090543","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"990_CR4","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/DDECS.2012.6219081","volume-title":"IEEE 15th international symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS)","author":"A Azarpeyvand","year":"2012","unstructured":"Azarpeyvand A, Salehi M, Fakhraie S (2012) Civa: custom instruction vulnerability analysis framework. In: IEEE 15th international symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp 318\u2013323. doi: 10.1109\/DDECS.2012.6219081"},{"key":"990_CR5","first-page":"144","volume-title":"15th euromicro conference on Digital System Design (DSD)","author":"A Azarpeyvand","year":"2012","unstructured":"Azarpeyvand A, Salehi M, Fakhraie S (2012) Vulnerability analysis for custom instructions. In: 15th euromicro conference on Digital System Design (DSD), pp 144\u2013147. doi: 10.1109\/DSD.2012.139"},{"key":"990_CR6","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/DDECS.2010.5491824","volume-title":"IEEE 13th international symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","author":"A Azarpeyvand","year":"2010","unstructured":"Azarpeyvand A, Salehi M, Firouzi F, Yazdanbakhsh A, Fakhraie SM (2010) Instruction reliability analysis for embedded processors. In: IEEE 13th international symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp 20\u201323. doi: 10.1109\/DDECS.2010.5491824"},{"key":"990_CR7","first-page":"164","volume-title":"IEEE 18th international conference on embedded and Real-Time Computing Systems and Applications (RTCSA)","author":"U Bordoloi","year":"2012","unstructured":"Bordoloi U, Tanasa B, Tahoori M, Eles P, Peng Z, Shazli S, Chakraborty S (2012) Reliability-aware instruction set customization for asips with hardened logic. In: IEEE 18th international conference on embedded and Real-Time Computing Systems and Applications (RTCSA), pp 164\u2013173. doi: 10.1109\/RTCSA.2012.28"},{"key":"990_CR8","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/1787275.1787342","volume-title":"Proceedings of the 7th ACM international conference on computing frontiers, CF\u201910","author":"D Borodin","year":"2010","unstructured":"Borodin D, Juurlink BH (2010) Protective redundancy overhead reduction using instruction vulnerability factor. In: Proceedings of the 7th ACM international conference on computing frontiers, CF\u201910. ACM, New York, pp 319\u2013326. doi: 10.1145\/1787275.1787342"},{"key":"990_CR9","first-page":"395","volume-title":"Proceedings. 41st","author":"P Brisk","year":"2004","unstructured":"Brisk P, Kaplan A, Sarrafzadeh M (2004) Area-efficient instruction set synthesis for reconfigurable system-on-chip designs. In: Proceedings. 41st, Design Automation Conference, pp 395\u2013400"},{"key":"990_CR10","first-page":"797","volume-title":"13th euromicro conference on Digital System Design: architectures, methods and tools (DSD)","author":"M Fazeli","year":"2010","unstructured":"Fazeli M, Miremadi S, Asadi H, Tahoori M (2010) A fast analytical approach to multi-cycle soft error rate estimation of sequential circuits. In: 13th euromicro conference on Digital System Design: architectures, methods and tools (DSD), pp 797\u2013800. doi: 10.1109\/DSD.2010.74"},{"issue":"2","key":"990_CR11","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/40.848473","volume":"20","author":"R Gonzalez","year":"2000","unstructured":"Gonzalez R (2000) Xtensa: a configurable and extensible processor. IEEE MICRO 20(2):60\u201370. doi: 10.1109\/40.848473","journal-title":"IEEE MICRO"},{"key":"990_CR12","volume-title":"Customizable embedded processors: design technologies and applications","author":"P Ienne","year":"2006","unstructured":"Ienne P (2006) Customizable embedded processors: design technologies and applications. Elsevier, San Diego"},{"key":"990_CR13","volume-title":"12th annual workshop on the interaction between compilers and computer architecture (INTERACT) in conjunction with HPCA-14","author":"T Jones","year":"2008","unstructured":"Jones T, O\u2019Boyle M, Ergin O (2008) Evaluating the effects of compiler optimisations on avf. In: 12th annual workshop on the interaction between compilers and computer architecture (INTERACT) in conjunction with HPCA-14"},{"issue":"1","key":"990_CR14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.sysarc.2008.06.003","volume":"55","author":"SK Lam","year":"2009","unstructured":"Lam SK, Srikanthan T (2009) Rapid design of area-efficient custom instructions for reconfigurable embedded processing. J Syst Archit 55(1):1\u201314. doi: 10.1016\/j.sysarc.2008.06.003","journal-title":"J Syst Archit"},{"issue":"5","key":"990_CR15","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/TC.2010.237","volume":"60","author":"SK Lam","year":"2011","unstructured":"Lam SK, Srikanthan T, Clarke C (2011) Architecture-aware technique for mapping area-time efficient custom instructions onto fpgas. IEEE Trans Comput 60(5):680\u2013692. doi: 10.1109\/TC.2010.237","journal-title":"IEEE Trans Comput"},{"key":"990_CR16","first-page":"39","volume-title":"International conference on Application-specific Systems, Architectures and processors, ASAP\u201906","author":"G Martin","year":"2006","unstructured":"Martin G (2006) Recent developments in configurable and extensible processors. In: International conference on Application-specific Systems, Architectures and processors, ASAP\u201906, pp 39\u201344. doi: 10.1109\/ASAP.2006.57"},{"issue":"7","key":"990_CR17","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/TCAD.2005.850844","volume":"24","author":"N Moreano","year":"2005","unstructured":"Moreano N, Borin E, de Souza C, Araujo G (2005) Efficient datapath merging for partially reconfigurable architectures. IEEE Trans Comput-Aided Des Integr Circuits Syst 24(7):969\u2013980. doi: 10.1109\/TCAD.2005.850844","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"990_CR18","series-title":"MICRO","first-page":"29","volume-title":"Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture","author":"SS Mukherjee","year":"2003","unstructured":"Mukherjee SS, Weaver C, Emer J, Reinhardt SK, Austin T (2003) A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture. MICRO, vol\u00a036. IEEE Comput. Soc., Washington, p\u00a029"},{"key":"990_CR19","volume-title":"Probability, random variables, and stochastic processes. McGraw\u2013Hill series in electrical and computer engineering","author":"A Papoulis","year":"2002","unstructured":"Papoulis A, Pillai S (2002) Probability, random variables, and stochastic processes. McGraw\u2013Hill series in electrical and computer engineering. McGraw-Hill, New York"},{"issue":"6","key":"990_CR20","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1109\/T-C.1975.224279","volume":"C-24","author":"K Parker","year":"1975","unstructured":"Parker K, McCluskey E (1975) Probabilistic treatment of general combinational networks. IEEE Trans Comput C-24(6):668\u2013670. doi: 10.1109\/T-C.1975.224279","journal-title":"IEEE Trans Comput"},{"key":"990_CR21","doi-asserted-by":"crossref","first-page":"1292","DOI":"10.1145\/2228360.2228601","volume-title":"Proceedings of the 49th annual Design Automation Conference, DAC\u201912","author":"S Rehman","year":"2012","unstructured":"Rehman S, Shafique M, Henkel J (2012) Instruction scheduling for reliability-aware compilation. In: Proceedings of the 49th annual Design Automation Conference, DAC\u201912. ACM, New York, pp\u00a01292\u20131300. doi: 10.1145\/2228360.2228601"},{"key":"990_CR22","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/2039370.2039408","volume-title":"Proceedings of the seventh IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, CODES+ISSS\u201911","author":"S Rehman","year":"2011","unstructured":"Rehman S, Shafique M, Kriebel F, Henkel J (2011) Reliable software for unreliable hardware: embedded code generation aiming at reliability. In: Proceedings of the seventh IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, CODES+ISSS\u201911. ACM, New York, pp 237\u2013246. doi: 10.1145\/2039370.2039408"},{"issue":"1","key":"990_CR23","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MM.2007.4","volume":"27","author":"GA Reis","year":"2007","unstructured":"Reis GA, Chang J, August DI (2007) Automatic instruction-level software-only recovery. IEEE MICRO 27(1):36\u201347. doi: 10.1109\/MM.2007.4","journal-title":"IEEE MICRO"},{"key":"990_CR24","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/SASP.2008.4570780","volume-title":"Symposium on Application Specific Processors, SASP 2008","author":"K Seto","year":"2008","unstructured":"Seto K, Fujita M (2008) Custom instruction generation with high-level synthesis. In: Symposium on Application Specific Processors, SASP 2008, pp 14\u201319. doi: 10.1109\/SASP.2008.4570780"},{"key":"990_CR25","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/DSN.2002.1028924","volume-title":"Proceedings. international conference on Dependable Systems and Networks, DSN 2002","author":"P Shivakumar","year":"2002","unstructured":"Shivakumar P, Kistler M, Keckler S, Burger D, Alvisi L (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings. international conference on Dependable Systems and Networks, DSN 2002, pp\u00a0389\u2013398. doi: 10.1109\/DSN.2002.1028924"},{"issue":"1","key":"990_CR26","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/TDSC.2009.29","volume":"8","author":"F Wang","year":"2011","unstructured":"Wang F, Xie Y (2011) Soft error rate analysis for combinational logic using an accurate electrical masking model. IEEE Trans Dependable Secure Comput 8(1):137\u2013146. doi: 10.1109\/TDSC.2009.29","journal-title":"IEEE Trans Dependable Secure Comput"},{"issue":"S1","key":"990_CR27","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1016\/S1007-0214(07)70080-9","volume":"12","author":"Z Wang","year":"2007","unstructured":"Wang Z, Jiang J, Yang G (2007) Implementation and analysis of probabilistic methods for gate-level circuit reliability estimation. Tsinghua Sci Technol 12(S1):32\u201338. doi: 10.1016\/S1007-0214(07)70080-9","journal-title":"Tsinghua Sci Technol"},{"key":"990_CR28","first-page":"209","volume-title":"International Conference on Computer Aided Design, ICCAD-2003","author":"Y Zhang","year":"2003","unstructured":"Zhang Y, Chakrabarty K, Swaminathan V (2003) Energy-aware fault tolerance in fixed-priority real-time embedded systems. In: International Conference on Computer Aided Design, ICCAD-2003, pp\u00a0209\u2013213. doi: 10.1109\/ICCAD.2003.1257640"},{"issue":"1","key":"990_CR29","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1147\/rd.401.0003","volume":"40","author":"JF Ziegler","year":"1996","unstructured":"Ziegler JF, Curtis HW, Muhlfeld HP, Montrose CJ, Chin B, Nicewicz M, Russell CA, Wang WY, Freeman LB, Hosier P, LaFave LE, Walsh JL, Orro JM, Unger GJ, Ross JM, O\u2019Gorman TJ, Messina B, Sullivan TD, Sykes AJ, Yourke H, Enger TA, Tolat V, Scott TS, Taber AH, Sussman RJ, Klein WA, Wahaus CW (1996) Ibm experiments in soft fails in computer electronics (1978\u20131994). IBM J Res Dev 40(1):3\u201318. doi: 10.1147\/rd.401.0003","journal-title":"IBM J Res Dev"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-0990-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-0990-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-0990-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,19]],"date-time":"2019-07-19T11:58:18Z","timestamp":1563537498000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-0990-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,26]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,1]]}},"alternative-id":["990"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-0990-z","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7,26]]}}}