{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T10:27:14Z","timestamp":1648981634353},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,8,25]],"date-time":"2013-08-25T00:00:00Z","timestamp":1377388800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1007\/s11227-013-1001-0","type":"journal-article","created":{"date-parts":[[2013,8,24]],"date-time":"2013-08-24T13:53:58Z","timestamp":1377352438000},"page":"305-323","source":"Crossref","is-referenced-by-count":0,"title":["Supporting faulty banks in NUCA by NoC assisted remapping mechanisms"],"prefix":"10.1007","volume":"67","author":[{"given":"Kuei-Chung","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Sheng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Wen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,8,25]]},"reference":[{"key":"1001_CR1","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/1152154.1152161","volume-title":"Proceedings of international conference on parallel architectures and compilation techniques","author":"L Hsu","year":"2006","unstructured":"Hsu L, Reinhardt S, Iyer R, Makineni S (2006) Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In: Proceedings of international conference on parallel architectures and compilation techniques, pp 13\u201322"},{"issue":"3","key":"1001_CR2","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2008.43","volume":"28","author":"KJ Nesbit","year":"2008","unstructured":"Nesbit KJ, Moreto M, Cazorla FJ, Ramirez A, Valero M, Smith JE (2008) Multicore resource management. IEEE MICRO 28(3):6\u201316. Special issue on Interaction of computer architecture and operating systems in the manycore era","journal-title":"IEEE MICRO"},{"issue":"1","key":"1001_CR3","first-page":"21","volume":"35","author":"H Kannan","year":"2006","unstructured":"Kannan H, Guo F, Zhao L (2006) From chaos to QoS: case studies in CMP resource management. Comput Archit News 35(1):21\u201330","journal-title":"Comput Archit News"},{"key":"1001_CR4","first-page":"423","volume-title":"Proceedings of IEEE\/ACM international symposium on microarchitecture","author":"MK Qureshi","year":"2006","unstructured":"Qureshi MK, Patt YN (2006) Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: Proceedings of IEEE\/ACM international symposium on microarchitecture, pp 423\u2013432"},{"issue":"2","key":"1001_CR5","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/92.994992","volume":"10","author":"N Chang","year":"2001","unstructured":"Chang N, Kim K, Lee HG (2001) Cycle-accurate energy measurement and characterization with a case study of the arm7tdmi. IEEE Trans Very Large Scale Integr (VLSI) Syst 10(2):146\u2013154","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"5","key":"1001_CR6","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/TCAD.2003.810745","volume":"22","author":"RP Dick","year":"2003","unstructured":"Dick RP, Lakshminarayana G, Raghunathan A, Jha NK (2003) Analysis of power dissipation in embedded systems using real-time operating systems. IEEE Trans Comput-Aided Des Integr Circuits Syst 22(5):615\u2013627","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"6","key":"1001_CR7","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/TCSII.2005.848972","volume":"52","author":"S-J Lee","year":"2005","unstructured":"Lee S-J, Lee K, Yoo H-J (2005) Packet-switched on-chip interconnection network for system-on-chip applications. IEEE Trans Circuits Syst 52(6):308\u2013312","journal-title":"IEEE Trans Circuits Syst"},{"issue":"5","key":"1001_CR8","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/MDT.2005.108","volume":"22","author":"PP Pande","year":"2005","unstructured":"Pande PP, Micheli GD, Grecu C, Ivanov A, Saleh R (2005) Design, synthesis, and test of networks on chips. IEEE Des Test Comput 22(5):404\u2013413","journal-title":"IEEE Des Test Comput"},{"key":"1001_CR9","first-page":"143","volume-title":"Proceedings of design automation conference","author":"K-C Chang","year":"2006","unstructured":"Chang K-C, Shen J-S, Chen T-F (2006) Evaluation and design trade-offs between circuit-switched and packet-switched NoCs for application-specific SoCs. In: Proceedings of design automation conference, July 2006, pp 143\u2013148"},{"issue":"1","key":"1001_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1297666.1297678","volume":"13","author":"K-C Chang","year":"2008","unstructured":"Chang K-C, Shen J-S, Chen T-F (2008) Tailoring circuit-switched network-on-chip to application-specific SoC. ACM Trans Des Autom Electron Syst 13(1):1\u201331","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"1001_CR11","first-page":"197","volume-title":"Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture","author":"J Kim","year":"2009","unstructured":"Kim J, Hardavellas N, Mai K, Falsafi B, Hoe JC (2009) Multi-bit error tolerant caches using two-dimensional error coding. In: Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture, Dec 2007, pp 197\u2013209"},{"issue":"8","key":"1001_CR12","doi-asserted-by":"crossref","first-page":"973","DOI":"10.1109\/TVLSI.2008.2001743","volume":"17","author":"S Wang","year":"2009","unstructured":"Wang S, Wang L (2009) Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(8):973\u2013982","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"1001_CR13","first-page":"99","volume-title":"Proceedings of the international conference on architectural support for programming languages and operating systems","author":"C Kim","year":"2003","unstructured":"Kim C, Burger D, Keckler SW (2003) An adaptive, non uniform cache structure for wire delay dominated on-chip caches. In: Proceedings of the international conference on architectural support for programming languages and operating systems, Oct 2002, pp 99\u2013107"},{"issue":"1","key":"1001_CR14","volume":"13","author":"X Zhou","year":"2008","unstructured":"Zhou X, Yu C, Dash A, Petrove P (2008) Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors. ACM Trans Des Autom Electron Syst 13(1):16","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"1001_CR15","doi-asserted-by":"crossref","first-page":"997","DOI":"10.1145\/1403375.1403616","volume-title":"Proceedings of design, automation and test in Europe","author":"P Guironnet de Massas","year":"2008","unstructured":"Guironnet de Massas P, P\u00e9tro F (2008) Comparison of memory write policies for NoC based multicore cache coherent systems. In: Proceedings of design, automation and test in Europe, Mar. 2008, pp 997\u20131002"},{"key":"1001_CR16","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1145\/1057661.1057728","volume-title":"Proceedings of the 15th ACM great lakes symposium on VLSI","author":"M Loghi","year":"2005","unstructured":"Loghi M, Letis M, Benini L, Poncino M (2005) Exploring the energy efficiency of cache coherence protocols in single-chip multi-processors. In: Proceedings of the 15th ACM great lakes symposium on VLSI, Apr 2005, pp 276\u2013281"},{"key":"1001_CR17","first-page":"1","volume-title":"Proceedings of the workshop on managed many-core systems","author":"J Lira","year":"2009","unstructured":"Lira J, Molina C, Gonz\u00e1lez A (2009) Analysis of non-uniform cache architecture policies for chip-multiprocessor using the parsec benchmark suite. In: Proceedings of the workshop on managed many-core systems, Mar 2009, pp 1\u20138"},{"key":"1001_CR18","first-page":"197","volume-title":"Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture","author":"J Kim","year":"2009","unstructured":"Kim J, Hardavellas N, Mai K, Falsafi B, Hoe JC (2009) Multi-bit error tolerant caches using two-dimensional error coding. In: Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture, Dec 2007 pp 197\u2013209"},{"issue":"8","key":"1001_CR19","doi-asserted-by":"crossref","first-page":"973","DOI":"10.1109\/TVLSI.2008.2001743","volume":"17","author":"S Wang","year":"2009","unstructured":"Wang S, Wang L (2009) Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(8):973\u2013982","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"5","key":"1001_CR20","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/TC.2009.138","volume":"59","author":"H Lee","year":"2010","unstructured":"Lee H, Cho S, Childers BR (2010) PERFECTORY: a fault-tolerant directory memory architecture. IEEE Trans Comput 59(5):638\u2013650","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"1001_CR21","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1007\/s11227-009-0376-4","volume":"55","author":"K-C Chang","year":"2011","unstructured":"Chang K-C (2011) Reliable network-on-chip design for multi-core system-on-chip. J Supercomput 55(1):86\u2013102","journal-title":"J Supercomput"},{"issue":"3","key":"1001_CR22","doi-asserted-by":"crossref","first-page":"1318","DOI":"10.1007\/s11227-012-0793-7","volume":"62","author":"K-C Chang","year":"2012","unstructured":"Chang K-C, Liao I-M, Liao C-H (2012) Improving performance of multi-core NUCA coherent systems using NoC-assisted mechanisms. J Supercomput 62(3):1318\u20131337","journal-title":"J Supercomput"},{"issue":"2","key":"1001_CR23","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnussion","year":"2002","unstructured":"Magnussion PS et al (2002) Simics: a full system simulation platform. Computer 35(2):50\u201358","journal-title":"Computer"},{"key":"1001_CR24","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/NOCS.2008.4492721","volume-title":"Proceedings of the second ACM\/IEEE international symposium on networks-on-chip","author":"M Koibuchi","year":"2008","unstructured":"Koibuchi M, Matsutani H, Amano H, Mark Pinkston T (2008) A lightweight fault-tolerant mechanism for network-on-chip. In: Proceedings of the second ACM\/IEEE international symposium on networks-on-chip, pp 13\u201322"},{"key":"1001_CR25","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1109\/DDECS.2010.5491798","volume-title":"Proceedings of the IEEE 13th international symposium on design and diagnostics of electronic circuits and systems","author":"M Valinataj","year":"2010","unstructured":"Valinataj M, Mohammadi S, Plosila J, Liljeberg P (2010) A fault-tolerant and congestion-aware routing algorithm for networks-on-chip. In: Proceedings of the IEEE 13th international symposium on design and diagnostics of electronic circuits and systems, pp 139\u2013144"},{"key":"1001_CR26","first-page":"21","volume-title":"Proceedings of the design, automation & test in Europe conference & exhibition","author":"D Fick","year":"2009","unstructured":"Fick D, Deorio A, Chen G, Bertacco V, Sylvester D, Blaauw D (2009) A highly resilient routing algorithm for fault-tolerant NoCs. In: Proceedings of the design, automation & test in Europe conference & exhibition, pp 21\u201326"},{"key":"1001_CR27","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1145\/1391469.1391584","volume-title":"Proceedings of the 45th ACM\/IEEE design automation conference","author":"Z Zhang","year":"2008","unstructured":"Zhang Z, Greiner A, Taktak S (2008) A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip. In: Proceedings of the 45th ACM\/IEEE design automation conference, pp 441\u2013446"},{"key":"1001_CR28","first-page":"207","volume-title":"Proceedings of the international conference on electronics and information engineering","author":"M Seyrafi","year":"2010","unstructured":"Seyrafi M, Asad A, Zonouz AE, Berangi R, Fathy M, Soryani M (2010) A new low cost fault tolerant solution for mesh based NoCs. In: Proceedings of the international conference on electronics and information engineering, pp 207\u2013213"},{"key":"1001_CR29","first-page":"13","volume-title":"Proceedings of the 18th IEEE\/IFIP VLSI system on chip conference","author":"M Valinataj","year":"2010","unstructured":"Valinataj M, Mohammadi S (2010) A fault-aware, reconfigurable and adaptive routing algorithm for NoC applications. In: Proceedings of the 18th IEEE\/IFIP VLSI system on chip conference, pp 13\u201318"},{"issue":"2","key":"1001_CR30","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/225830.223990","volume":"23","author":"SC Woo","year":"1995","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. Comput Archit News 23(2):24\u201336. Special Issue: Proceedings of the 22nd annual international symposium on Computer architecture","journal-title":"Comput Archit News"},{"issue":"6","key":"1001_CR31","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar S (2005) Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE MICRO 25(6):10\u201316","journal-title":"IEEE MICRO"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1001-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-1001-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1001-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,4]],"date-time":"2022-03-04T20:35:00Z","timestamp":1646426100000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-1001-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8,25]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,2]]}},"alternative-id":["1001"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-1001-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8,25]]}}}