{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,3,29]],"date-time":"2023-03-29T09:26:25Z","timestamp":1680081985323},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,11,20]],"date-time":"2013-11-20T00:00:00Z","timestamp":1384905600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1007\/s11227-013-1044-2","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T19:51:59Z","timestamp":1384890719000},"page":"414-442","source":"Crossref","is-referenced-by-count":3,"title":["Managing power constraints in a single-core scenario through power tokens"],"prefix":"10.1007","volume":"68","author":[{"given":"Juan M.","family":"Cebri\u00e1n","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"S\u00e1nchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan L.","family":"Arag\u00f3n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,11,20]]},"reference":[{"key":"1044_CR1","unstructured":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 3C. Intel Corporation"},{"key":"1044_CR2","doi-asserted-by":"crossref","unstructured":"Aragon JL, Gonzalez J, Gonzalez A (2003) Power-aware control speculation through selective throttling. In: Proceedings of the 9th international symposium on high-performance computer, architecture, pp 103\u2013112. doi: 10.1109\/HPCA.2003.1183528","DOI":"10.1109\/HPCA.2003.1183528"},{"key":"1044_CR3","doi-asserted-by":"crossref","unstructured":"Bacha A, Teodorescu R (2013) Dynamic reduction of voltage margins by leveraging on-chip ecc in itanium ii processors. In: Proceedings of the 40th annual international symposium on computer architecture, ISCA \u201913. ACM, New York, pp 297\u2013307. doi: 10.1145\/2485922.2485948","DOI":"10.1145\/2485922.2485948"},{"key":"1044_CR4","doi-asserted-by":"crossref","unstructured":"Baniasadi A, Moshovos A (2001) Instruction flow-based front-end throttling for power-aware high-performance processors. In: Proceedings of the international symposium on low power electronics and design, pp 16\u201321. doi: 10.1109\/LPE.2001.945365","DOI":"10.1109\/LPE.2001.945365"},{"key":"1044_CR5","doi-asserted-by":"crossref","unstructured":"Brooks DM, Bose P, Schuster SE, Jacobson H, Kudva PN, Buyuktosunoglu A, Wellman JD, Zyuban V, Gupta M, Cook PW (2000) Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors. IEEE Micro 20:26\u201344. doi: 10.1109\/40.888701 . http:\/\/portal.acm.org\/citation.cfm?id=623296.624401","DOI":"10.1109\/40.888701"},{"key":"1044_CR6","unstructured":"Casmira J, Grunwald D (2000) Dynamic instruction scheduling slack. In: Proceedings of the KoolChips workshop"},{"key":"1044_CR7","doi-asserted-by":"crossref","unstructured":"Cebrian JM, Aragon JL, Garcia JM, Petoumenos P, Kaxiras S (2009) Efficient microarchitecture policies for accurately adapting to power constraints. In: Proceedings of the IEEE international parallel & distributed processing, symposium, pp 1\u201312. doi: 10.1109\/IPDPS.2009.5161022","DOI":"10.1109\/IPDPS.2009.5161022"},{"key":"1044_CR8","doi-asserted-by":"crossref","unstructured":"Donald J, Martonosi M (2006) Techniques for multicore thermal management: classification and new exploration. In: Proceedings of the 33rd international symposium on computer, architecture, pp 78\u201388. doi: 10.1109\/ISCA.2006.39","DOI":"10.1109\/ISCA.2006.39"},{"key":"1044_CR9","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh H, Blem E, St Amant R, Sankaralingam K, Burger D (2011) Dark silicon and the end of multicore scaling. In: Proceedings of the 38th annual international symposium on computer architecture, ISCA \u201911. ACM, New York, pp 365\u2013376. doi: 10.1145\/2000064.2000108","DOI":"10.1145\/2000064.2000108"},{"key":"1044_CR10","doi-asserted-by":"crossref","unstructured":"Homayoun H, Kontorinis V, Shayan A, Lin TW, Tullsen D (2012) Dynamically heterogeneous cores through 3d resource pooling. In: 2012 IEEE 18th international symposium on high performance computer architecture (HPCA), pp 1\u201312. doi: 10.1109\/HPCA.2012.6169037","DOI":"10.1109\/HPCA.2012.6169037"},{"key":"1044_CR11","doi-asserted-by":"crossref","unstructured":"Isci C, Buyuktosunoglu A, Cher CY, Bose P, Martonosi M (2006) An analysis of efficient multi-core global power management policies: maximizing performance for a given power budget. In: Proceedings of the 39th annual IEEE\/ACM international symposium on microarchitecture, pp 347\u2013358. doi: 10.1109\/MICRO.2006.8","DOI":"10.1109\/MICRO.2006.8"},{"key":"1044_CR12","doi-asserted-by":"crossref","unstructured":"Kim W, Gupta MS, Wei GY, Brooks D (2008) System level analysis of fast, per-core dvfs using on-chip switching regulators. In: Proceedings of the IEEE 14th international symposium on high performance computer, architecture, pp 123\u2013134. doi: 10.1109\/HPCA.2008.4658633","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"1044_CR13","doi-asserted-by":"crossref","unstructured":"Kontorinis V, Shayan A, Tullsen DM, Kumar R (2009) Reducing peak power with a table-driven adaptive processor core. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture, MICRO 42. ACM, New York, pp 189\u2013200. doi: 10.1145\/1669112.1669137","DOI":"10.1145\/1669112.1669137"},{"key":"1044_CR14","doi-asserted-by":"crossref","unstructured":"Li S, Ahn JH, Strong RD, Brockman JB, Tullsen DM, Jouppi NP (2009) Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of the 42th international symposium on microarchitecture, pp 469\u2013480","DOI":"10.1145\/1669112.1669172"},{"key":"1044_CR15","doi-asserted-by":"crossref","unstructured":"Macken P, Degrauwe M, Van Paemel M, Oguey H (1990) A voltage reduction technique for digital systems. In: Proceedings of the 37th IEEE international solid-state circuits conference. Digest of Technical Papers, pp 238\u2013239. doi: 10.1109\/ISSCC.1990.110213","DOI":"10.1109\/ISSCC.1990.110213"},{"key":"1044_CR16","doi-asserted-by":"crossref","unstructured":"Manne S, Klauser A, Grunwald D (1998) Pipeline gating: speculation control for energy reduction. In: Proceedings of the 25th, annual international symposium on computer architecture, pp 132\u2013141. doi: 10.1109\/ISCA.1998.694769","DOI":"10.1109\/ISCA.1998.694769"},{"key":"1044_CR17","doi-asserted-by":"crossref","unstructured":"Najeeb K, Konda VVR, Hari SKS, Kamakoti V, Vedula VM (2007) Power virus generation using behavioral models of circuits. In: Proceedings of the 25th IEEE VLSI test symmposium, VTS \u201907. IEEE Computer Society, Washington, pp 35\u201342. doi: 10.1109\/VTS.2007.49","DOI":"10.1109\/VTS.2007.49"},{"key":"1044_CR18","doi-asserted-by":"crossref","unstructured":"Sartori J, Kumar R (2009) Three scalable approaches to improving many-core throughput for a given peak power budget. In: HiPC\u201909, pp 89\u201398","DOI":"10.1109\/HIPC.2009.5433221"},{"key":"1044_CR19","doi-asserted-by":"crossref","unstructured":"Sartori J, Ahrens B, Kumar R (2012) Power balanced pipelines. In: 2012 IEEE 18th international symposium on high performance computer architecture (HPCA), pp 1\u201312. doi: 10.1109\/HPCA.2012.6169032","DOI":"10.1109\/HPCA.2012.6169032"},{"key":"1044_CR20","doi-asserted-by":"crossref","unstructured":"Sasanka R, Hughes CJ, Adve SV (2002) Joint local and global hardware adaptations for energy. In: Proceedings of the 10th international conference on architectural support for programming languages and operating systems, ASPLOS-X. ACM, New York, pp 144\u2013155. doi: 10.1145\/605397.605413","DOI":"10.1145\/605397.605413"},{"key":"1044_CR21","doi-asserted-by":"crossref","unstructured":"Semeraro G, Magklis G, Balasubramonian R, Albonesi DH, Dwarkadas S, Scott ML (2002) Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In: Proceedings of the 8th international high-performance computer architecture, symposium, pp 29\u201340. doi: 10.1109\/HPCA.2002.995696","DOI":"10.1109\/HPCA.2002.995696"},{"key":"1044_CR22","unstructured":"Simunic T, Benini L, Acquaviva A, Glynn P, de Micheli G (2001) Dynamic voltage scaling and power management for portable systems. In: Proceedings on design automation conference, pp 524\u2013529. doi: 10.1109\/DAC.2001.156195"},{"key":"1044_CR23","doi-asserted-by":"crossref","unstructured":"Tune E, Liang D, Tullsen DM, Calder B (2001) Dynamic prediction of critical path instructions. In: Proceedings of the 7th international symposium on high-performance computer, architecture, pp 185\u2013195. doi: 10.1109\/HPCA.2001.903262","DOI":"10.1109\/HPCA.2001.903262"},{"key":"1044_CR24","doi-asserted-by":"crossref","unstructured":"Winter JA, Albonesi DH (2008) Addressing thermal nonuniformity in smt workloads. ACM Trans Archit Code Optim 5:4.1-4.28. doi: 10.1145\/1369396.1369400","DOI":"10.1145\/1369396.1369400"},{"key":"1044_CR25","doi-asserted-by":"crossref","unstructured":"Wu Q, Juang P, Martonosi M, Clark DW (2005) Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors. In: Proceedings of the 11th international symposium on high-performance computer, architecture, pp 178\u2013189. doi: 10.1109\/HPCA.2005.43","DOI":"10.1109\/HPCA.2005.43"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1044-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-1044-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1044-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,2]],"date-time":"2019-08-02T17:32:05Z","timestamp":1564767125000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-1044-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,20]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["1044"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-1044-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11,20]]}}}