{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T23:35:01Z","timestamp":1649201701756},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,1,12]],"date-time":"2014-01-12T00:00:00Z","timestamp":1389484800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1007\/s11227-013-1069-6","type":"journal-article","created":{"date-parts":[[2014,1,11]],"date-time":"2014-01-11T07:48:21Z","timestamp":1389426501000},"page":"849-866","source":"Crossref","is-referenced-by-count":3,"title":["A novel distributed congestion control for bufferless network-on-chip"],"prefix":"10.1007","volume":"68","author":[{"given":"Jili","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoming","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaola","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,1,12]]},"reference":[{"key":"1069_CR1","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of design automation conference, pp 684\u2013689"},{"issue":"4","key":"1069_CR2","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R Ho","year":"2001","unstructured":"Ho R, Mai KW, Horowitz MA (2001) The future of wires. Proc IEEE 89(4):490\u2013504","journal-title":"Proc IEEE"},{"key":"1069_CR3","doi-asserted-by":"crossref","unstructured":"Kim J, Balfour J, Dally WJ (2007) Flattened butterfly topology for on-chip networks. In: Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture, pp 172\u2013182","DOI":"10.1109\/MICRO.2007.29"},{"key":"1069_CR4","doi-asserted-by":"crossref","unstructured":"Kao YH, Alfaraj N, Yang M et al (2010) Design of high-radix clos network-on-chip. In: 2010 fourth ACM\/IEEE international symposium on networks-on-chip, pp 181\u2013188","DOI":"10.1109\/NOCS.2010.27"},{"issue":"3","key":"1069_CR5","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1007\/s11227-011-0676-3","volume":"61","author":"L Jing","year":"2012","unstructured":"Jing L, Xiaola L (2012) Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip network. J Supercomput 61(3):1048\u20131067","journal-title":"J Supercomput"},{"issue":"5","key":"1069_CR6","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A et al (2007) A 5-ghz mesh interconnect for a teraflops processor. IEEE J MICRO 27(5):51\u201361","journal-title":"IEEE J MICRO"},{"key":"1069_CR7","doi-asserted-by":"crossref","unstructured":"Taylor MB, Lee W, Miller J et al (2004) Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ILP and atreams. In: Proceedings of international symposium on computer architecture, pp 2\u201313","DOI":"10.1145\/1028176.1006733"},{"key":"1069_CR8","doi-asserted-by":"crossref","unstructured":"Gratz P, Kim C, McDonald R et al (2006) Implementation and evaluation of on-chip network architectures. In: International conference on computer design, pp 477\u2013484","DOI":"10.1109\/ICCD.2006.4380859"},{"key":"1069_CR9","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"SR Vangal","year":"2008","unstructured":"Vangal SR, Howard J et al (2008) An 80-tile sub-100-w teraflops processor in 65-nm CMOS. IEEE J Solid State Circuits 43:29\u201341","journal-title":"IEEE J Solid State Circuits"},{"key":"1069_CR10","doi-asserted-by":"crossref","unstructured":"Moscibroda T, Mutlu O (2009) A case for bufferless routing in on-chip networks. In: Proceedings of international symposium on computer architecture, pp 196\u2013207","DOI":"10.1145\/1555815.1555781"},{"key":"1069_CR11","doi-asserted-by":"crossref","unstructured":"Fallin C, Craik C, Mutlu O (2011) Chipper: a low-complexity bufferless deflection router. In: Proceedings of international symposium on high performance computer architecture, pp 144\u2013155","DOI":"10.1109\/HPCA.2011.5749724"},{"issue":"1","key":"1069_CR12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCOM.1964.1088883","volume":"12","author":"P Baran","year":"1964","unstructured":"Baran P (1964) On distributed communications networks. IEEE J Commun Syst 12(1):1\u20139","journal-title":"IEEE J Commun Syst"},{"issue":"4","key":"1069_CR13","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1145\/2377677.2377757","volume":"42","author":"GP Nychis","year":"2012","unstructured":"Nychis GP, Fallin C, Moscibroda T et al (2012) On-chip networks from a networking perspective: congestion and scalability in many-core interconnects. ACM SIGCOMM Comput Commun Rev 42(4):407\u2013418","journal-title":"ACM SIGCOMM Comput Commun Rev"},{"key":"1069_CR14","unstructured":"Hennessy JL, Patterson DA (2012) Computer architecture: a quantitative approach. Elsevier, Amsterdam"},{"key":"1069_CR15","doi-asserted-by":"crossref","unstructured":"Yan J, Lin X, Lai G (2013) Cbufferless: a novel congestion control for bufferless networks on-chip. In: 2nd international conference on advances in computer science and engineering, pp 153\u2013156","DOI":"10.2991\/cse.2013.36"},{"key":"1069_CR16","doi-asserted-by":"crossref","unstructured":"Guan Y, Adi CAD, Miyoshi T et al (2012) Throttling control for bufferless routing in on-chip networks. In: IEEE 6th international symposium on embedded multicore SoCs (MCSoC), 2012 IEEE, pp 37\u201344","DOI":"10.1109\/MCSoC.2012.25"},{"key":"1069_CR17","unstructured":"Hu W-H, Lee SE, Bagherzadeh N (2008) DMesh: a diagonally-linked mesh network-on-chip architecture. In: First international workshop on network on chip architectures workshop"},{"key":"1069_CR18","unstructured":"Palesi M, Patti D, Fazzino F (2010) Noxim-the noc simulator. Online, http:\/\/noxim.Sourceforge.net"},{"key":"1069_CR19","unstructured":"Ye TT, Benini L, De Micheli G (2002) Analysis of power consumption on switch fabrics in network routers. In: Design automation conference proceedings, pp 524\u2013529"},{"key":"1069_CR20","doi-asserted-by":"crossref","unstructured":"Feng W, Shin KG (1997) Impact of selection functions on routing algorithm performance in multicomputer networks. In: Proceedings of the 11th international conference on supercomputing, pp 132\u2013139","DOI":"10.1145\/263580.263616"},{"key":"1069_CR21","doi-asserted-by":"crossref","unstructured":"Ogras UY, Marculescu R (2006) Prediction-based flow control for network on-chip traffic. In: Proceedings of the 43rd annual design automation conference, pp 839\u2013844","DOI":"10.1145\/1146909.1147123"},{"key":"1069_CR22","doi-asserted-by":"crossref","unstructured":"Jiang N, Becker DU, Miche logiannakis G, Dally WJ (2012) Network congestion avoidance through speculative reservation. In: Proceedings of international symposium on high performance computer architecture, pp 1\u201312","DOI":"10.1109\/HPCA.2012.6169047"},{"key":"1069_CR23","doi-asserted-by":"crossref","unstructured":"Gratz P, Grot B, Keckler SW (2008) Regional congestion awareness for load balance in networks-on-chip. In: Proceedings of international symposium on high performance computer architecture, pp 203\u2013214","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"1069_CR24","doi-asserted-by":"crossref","unstructured":"Hu J, Marculescu R (2004) Dyad: smart routing for networks-on-chip. In: Proceedings of the 41st annual design automation conference, pp 260\u2013263","DOI":"10.1145\/996566.996638"},{"issue":"9","key":"1069_CR25","doi-asserted-by":"crossref","first-page":"772","DOI":"10.1109\/TPDS.2005.102","volume":"16","author":"E Baydal","year":"2005","unstructured":"Baydal E, Lopez P, Duato J (2005) A family of mechanisms for congestion control in wormhole networks. IEEE J Parallel Distrib Syst 16(9):772\u2013784","journal-title":"IEEE J Parallel Distrib Syst"},{"key":"1069_CR26","doi-asserted-by":"crossref","unstructured":"van den Brand JW, Ciordas C, Goossens K, Basten T (2007) Congestion-controlled best-effort communication for networks-on-chip. In: design, automation and test in Europe conference and exhibition, pp 1\u20136","DOI":"10.1109\/DATE.2007.364415"},{"key":"1069_CR27","doi-asserted-by":"crossref","unstructured":"Thottethodi M, Lebeck AR, Mukherjee SS (2001) Self-tuned congestion control for multiprocessor networks. In: Proceedings of international symposium on high performance computer architecture, pp 107\u2013118","DOI":"10.1109\/HPCA.2001.903256"},{"key":"1069_CR28","doi-asserted-by":"crossref","unstructured":"Tedesco LP, Rosa T, Clermidy F, Calazans N et al (2010) Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip. In: Proceedings of the 23rd symposium on integrated circuits and system design, pp 91\u201396","DOI":"10.1145\/1854153.1854178"},{"key":"1069_CR29","doi-asserted-by":"crossref","unstructured":"Nilsson E, Millberg M, Oberg J, Jantsch A (2003) Load distribution with the proximity congestion awareness in a network on chip. In: Design, automation and test in Europe conference and exhibition, pp 1126\u20131127","DOI":"10.1109\/DATE.2003.1253765"},{"key":"1069_CR30","doi-asserted-by":"crossref","unstructured":"Johnson KL (1992) The impact of communication locality on large-scale multiprocessor performance. In: Proceedings of international symposium on computer architecture, pp 392\u2013402","DOI":"10.1109\/ISCA.1992.753335"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1069-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-1069-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1069-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T10:56:25Z","timestamp":1565088985000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-1069-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,12]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,5]]}},"alternative-id":["1069"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-1069-6","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1,12]]}}}