{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:59Z","timestamp":1759146719199},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,1,28]],"date-time":"2014-01-28T00:00:00Z","timestamp":1390867200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1007\/s11227-014-1096-y","type":"journal-article","created":{"date-parts":[[2014,1,27]],"date-time":"2014-01-27T07:11:42Z","timestamp":1390806702000},"page":"610-628","source":"Crossref","is-referenced-by-count":5,"title":["Parallel reconfiguration algorithms for mesh-connected processor arrays"],"prefix":"10.1007","volume":"69","author":[{"given":"Jigang","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guiyuan","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuze","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siew-Kei","family":"Lam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jizhou","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,1,28]]},"reference":[{"issue":"1","key":"1096_CR1","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"SR Vangal","year":"2008","unstructured":"Vangal SR, Howard J, Ruhl G, Dighe S, Wilson H, Tschanz J, Finan D, Singh A, Jacob T, Jain S, Erraguntla V, Roberts C, Hoskote Y, Borkar N, Borkar S (2008) An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE J Solid-State Circuits 43(1):29\u201341","journal-title":"IEEE J Solid-State Circuits"},{"key":"1096_CR2","doi-asserted-by":"crossref","unstructured":"Bell S, Edwards B, Amann J, Conlin R, Joyce K, Leung V, MacKay J, Reif M, Bao L, Brown J, Mattina M, Miao C, Ramey C, Wentzlaff D, Anderson W, Berger E, Fairbanks N, Khan D, Montenegro F, Stickney J, Zook J (2008) TILE64-Processor: A 64-Core SoC with mesh interconnect. In: Digest of technical papers, IEEE international solid-state circuits conference (ISSCC), pp 99, 598","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"1096_CR3","doi-asserted-by":"crossref","unstructured":"Antusiak J, Trouv A, Murakami K (2012) A comparison of DAG and mesh topologies for coarse-grain reconfigurable array. In: Proceedings of the 2012 IEEE 26th international parallel and distributed processing symposium workshops and PhD Forum (IPDPSW 2012), Shanghai, China, pp 220\u2013226","DOI":"10.1109\/IPDPSW.2012.24"},{"key":"1096_CR4","doi-asserted-by":"crossref","unstructured":"Pepeljugoski P, Kash J, Doany F, Kuchta D, Schares L, Schow C, Taubenblatt M, Offrein B, Benner A (2010) Towards exaflop servers and supercomputers: the roadmap for lower power and higher density optical interconnects. In: Proceedings of the 2010 36th European conference and exhibition on optical communication (ECOC), pp 1\u201314","DOI":"10.1109\/ECOC.2010.5621097"},{"issue":"2","key":"1096_CR5","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/TPDS.2009.61","volume":"21","author":"S Kamil","year":"2009","unstructured":"Kamil S, Oliker L, Pinar A, Shalf J (2009) Communication requirements and interconnect optimization for high-end scientific applications. IEEE Trans Parallel Distrib Systems (TPDS) 21(2):188\u2013202","journal-title":"IEEE Trans Parallel Distrib Systems (TPDS)"},{"key":"1096_CR6","doi-asserted-by":"crossref","unstructured":"Ajwani D, Ali S, Morrison JP (2012) Graph partitioning for reconfigurable topology. 2012 IEEE 26th international parallel and distributed processing symposium (IPDPS). Shanghai, China, pp 836\u2013847","DOI":"10.1109\/IPDPS.2012.80"},{"key":"1096_CR7","doi-asserted-by":"crossref","unstructured":"Schares L, Zhang XJ, Wagle R, Rajan D, Selo P, Chang S-P, Giles JR, Hildrum K, Kuchta DM, Wolf JL, Schenfeld E (2009) A reconfigurable interconnect fabric with optical circuit switch and software optimizer for stream computing systems. In: Proceedings of the 2009 conference on optical fiber communication (OFC), pp 1\u20133","DOI":"10.1364\/OFC.2009.OTuA1"},{"key":"1096_CR8","unstructured":"Stensgaard MB, Spars J (2008) ReNoC: a network-on-chip architecture with reconfigurable topology. In: Proceedings of the second ACM\/IEEE international symposium on networks-on-chip(NoCS 2008), Newcastle upon Tyne, England, pp 55\u201364"},{"issue":"2","key":"1096_CR9","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1109\/TDSC.2009.53","volume":"8","author":"JH Collet","year":"2011","unstructured":"Collet JH, Zajac P, Psarakis M, Gizopoulos D (2011) Chip self-organization and fault tolerance in massively defective multicore arrays. IEEE Trans Dependable Secur Comput 8(2):207\u2013217","journal-title":"IEEE Trans Dependable Secur Comput"},{"key":"1096_CR10","unstructured":"Liu Z, Cai J, Du M, Yao L, Li Z (2010) Hybrid communication reconfigurable network on chip for MPSoC. In: Proceedings of the 2010 24th IEEE international conference on advanced information networking and applications (AINA), Perth, Australia, pp 356\u2013361"},{"key":"1096_CR11","unstructured":"Collet JH, Psarakis M, Zajac P, Gizopoulos D, Napieralski A (2009) Comparison of fault-tolerance techniques for massively defective fine- and coarse-grained nanochips. In: Proceedings of the 16th international conference on mixed design of integrated circuits and systems, (MIXDES 2009), Lodz, Poland, pp 23\u201330"},{"key":"1096_CR12","doi-asserted-by":"crossref","unstructured":"Avakian A, Nafziger J, Panda A, Vemuri R (2010) A reconfigurable architecture for multicore systems. In: Proceedings of the 2010 24th IEEE international symposium on parallel and distributed processing, workshops and Phd forum (IPDPSW 2010), Atlanta, GA, USA, pp 1\u20138","DOI":"10.1109\/IPDPSW.2010.5470753"},{"key":"1096_CR13","doi-asserted-by":"crossref","unstructured":"Modarressi M, Sarbazi-Azad H, Tavakkol A (2010) An efficient dynamically reconfigurable on-chip network architecture. In: Proceedings of the 47th design automation conference (DAC\u201910), pp 310\u2013313","DOI":"10.1145\/1837274.1837316"},{"issue":"12","key":"1096_CR14","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/12.641936","volume":"46","author":"YY Chen","year":"1997","unstructured":"Chen YY, Upadhyaya SJ, Cheng CH (1997) A comprehensive reconfiguration scheme for fault-tolerant VLSI\/WSI array processors. IEEE Trans Comput 46(12):1363\u20131371","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"1096_CR15","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/12.862214","volume":"49","author":"T Horita","year":"2000","unstructured":"Horita T, Takanami I (2000) Fault-tolerant processor arrays based on the 1.5-track switches with flexible spare distributions. IEEE Trans Comput 49(6):542\u2013552","journal-title":"IEEE Trans Comput"},{"issue":"5","key":"1096_CR16","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1109\/TC.2002.1004594","volume":"51","author":"L Zhang","year":"2002","unstructured":"Zhang L (2002) Fault-tolerant meshes with small degree. IEEE Trans Comput 51(5):553\u2013560","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"1096_CR17","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/TIM.2003.822717","volume":"53","author":"M Fukushi","year":"2004","unstructured":"Fukushi M, Horiguchi S (2004) A Self-reconfigurable hardware architecture for mesh arrays using single\/double vertical track switches. IEEE Trans Instrum Meas 53(2):357\u2013367","journal-title":"IEEE Trans Instrum Meas"},{"issue":"10","key":"1096_CR18","doi-asserted-by":"crossref","first-page":"1289","DOI":"10.1109\/43.170991","volume":"11","author":"SY Kuo","year":"1992","unstructured":"Kuo SY, Chen IY (1992) Efficient reconfiguration algorithms for degradable VLSI\/WSI arrays. IEEE Trans Comput-Aided Design 11(10):1289\u20131300","journal-title":"IEEE Trans Comput-Aided Design"},{"issue":"10","key":"1096_CR19","doi-asserted-by":"crossref","first-page":"1213","DOI":"10.1109\/43.662684","volume":"16","author":"CP Low","year":"1997","unstructured":"Low CP, Leong HW (1997) On the reconfiguration of degradable VLSI\/WSI arrays. IEEE Trans Comput-Aided Design Integr Circuits Systems 16(10):1213\u20131221","journal-title":"IEEE Trans Comput-Aided Design Integr Circuits Systems"},{"issue":"6","key":"1096_CR20","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1109\/12.862215","volume":"49","author":"CP Low","year":"2000","unstructured":"Low CP (2000) An efficient reconfiguration algorithm for degradable VLSI\/WSI arrays. IEEE Trans Comput 49(6):553\u2013559","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"1096_CR21","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/TC.2006.43","volume":"55","author":"J Wu","year":"2006","unstructured":"Wu J, Srikanthan T (2006) Reconfiguration algorithms for power efficient VLSI subarrays with 4-port switches. IEEE Trans Comput 55(3):243\u2013253","journal-title":"IEEE Trans Comput"},{"issue":"10","key":"1096_CR22","doi-asserted-by":"crossref","first-page":"1387","DOI":"10.1109\/TC.2007.1085","volume":"56","author":"J Wu","year":"2007","unstructured":"Wu J, Srikanthan T (2007) Integrated row and column re-routing for reconfiguration of VLSI arrays with 4-port switches. IEEE Trans Comput 56(10):1387\u20131400","journal-title":"IEEE Trans Comput"},{"key":"1096_CR23","doi-asserted-by":"crossref","unstructured":"Fukushi M, Fukushima Y, Horiguchi S (2005) A genetic approach for the reconfiguration of degradable processor arrays. In: Proceedings of the 20th IEEE international symposium on defect fault tolerance VLSI, system, pp 63\u201371","DOI":"10.1109\/DFTVS.2005.7"},{"issue":"2","key":"1096_CR24","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/TVLSI.2008.2009057","volume":"18","author":"J Wu","year":"2010","unstructured":"Wu J, Srikanthan T, Han X (2010) Preprocessing and partial rerouting techniques for accelerating reconfiguration of degradable VLSI arrays. IEEE Trans Very Large Scale Integr (VLSI) Systems 18(2):315\u2013319","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Systems"},{"key":"1096_CR25","doi-asserted-by":"crossref","unstructured":"Jiang G, Wu J, Sun J (2012) Non-backtracking reconfiguration algorithm for three-dimensional VLSI Arrays. In: Proceedings of the 2012 IEEE 18th international conference on parallel and distributed systems (ICPADS), Singapore, pp 362\u2013367","DOI":"10.1109\/ICPADS.2012.57"},{"key":"1096_CR26","doi-asserted-by":"crossref","unstructured":"Jiang G, Wu J, Sun J (2013) Efficient reconfiguration algorithms for communication-aware three-dimensional processor arrays. Parallel Comput. doi: 10.1016\/j.parco.2013.04.005","DOI":"10.1016\/j.parco.2013.04.005"},{"issue":"9","key":"1096_CR27","doi-asserted-by":"crossref","first-page":"1173","DOI":"10.1109\/TVLSI.2008.2002108","volume":"17","author":"L Zhang","year":"2009","unstructured":"Zhang L, Han Y, Xu Q, Li X, Li H (2009) On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems. IEEE Trans Very Large Scale Integr (VLSI) Systems 17(9):1173\u20131186","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Systems"},{"issue":"10","key":"1096_CR28","doi-asserted-by":"crossref","first-page":"1391","DOI":"10.1006\/jpdc.2001.1702","volume":"61","author":"NR Mahapatra","year":"2001","unstructured":"Mahapatra NR, Dutt S (2001) Hardware-efficient and highly reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected arrays. J Parallel Distrib Comput 61(10):1391\u20131411","journal-title":"J Parallel Distrib Comput"},{"issue":"10","key":"1096_CR29","first-page":"2318","volume":"E87\u2013D","author":"I Takanami","year":"2004","unstructured":"Takanami I (2004) Self-reconfiguring of 1.5-track-switch mesh arrays with spares on one row and one column by simple built-in circuit. IEICE Trans Inf Systems E87\u2013D(10):2318\u20132328","journal-title":"IEICE Trans Inf Systems"},{"issue":"8","key":"1096_CR30","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/TVLSI.2005.853603","volume":"13","author":"J Wu","year":"2005","unstructured":"Wu J, Srikanthan T, Heiko S (2005) Efficient reconfigurable techniques for VLSI arrays with 6-port switches. IEEE Trans Very Large Scale Integr (VLSI) Systems 13(8):976\u2013979","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Systems"},{"key":"1096_CR31","doi-asserted-by":"crossref","unstructured":"Parvathala P, Maneparambil K, Lindsay W (2002) FRITS\u2014a microprocessor functional BIST method. In: Proceedings of the IEEE international test conference, pp 590\u2013598","DOI":"10.1109\/TEST.2002.1041810"},{"key":"1096_CR32","doi-asserted-by":"crossref","unstructured":"Chen L, Ravi S, Raghunathan A, Dey S (2003) A scalable software-based self-test methodology for programmable processors. In: Proceedings of the IEEE\/ACM design automation conference (DAC 2003), pp 548\u2013553","DOI":"10.1109\/DAC.2003.1219068"},{"issue":"1","key":"1096_CR33","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/TCAD.2004.839486","volume":"24","author":"A Paschalis","year":"2005","unstructured":"Paschalis A, Gizopoulos D (2005) Effective software-based self-test strategies for on-line periodic testing of embedded processors. IEEE Trans Comput-Aided Design Integr Circuits Systems 24(1):88\u201399","journal-title":"IEEE Trans Comput-Aided Design Integr Circuits Systems"},{"issue":"2","key":"1096_CR34","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/MDT.2004.1277902","volume":"21","author":"F Corno","year":"2004","unstructured":"Corno F, Sanchez E, Sonza Reorda M, Squillero G (2004) Automatic test program generation\u2014a case study. IEEE Design Test Comput 21(2):102\u2013109","journal-title":"IEEE Design Test Comput"},{"key":"1096_CR35","unstructured":"Hatzimihail M, Psarakis M, Gizopoulos D, Paschalis A (2007) A methodology for detecting performance faults in microprocessor speculative execution units via hardware performance monitoring. In: Proceedings of the IEEE international test conference, paper 29.3"},{"issue":"11","key":"1096_CR36","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1109\/TVLSI.2008.2000866","volume":"16","author":"D Gizopoulos","year":"2008","unstructured":"Gizopoulos D, Psarakis M, Hatzimihail M, Maniatakos M, Paschalis A, Raghunathan A, Ravi S (2008) Systematic software-based self-test for pipelined processors. IEEE Trans Very Large Scale Integr (VLSI) Systems 16(11):1441\u20131453","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Systems"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1096-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1096-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1096-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T02:01:11Z","timestamp":1565143271000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1096-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,28]]},"references-count":36,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,8]]}},"alternative-id":["1096"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1096-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1,28]]}}}